A Verilog IEEE 1364-2005 language server written in Nim.
☆15Aug 25, 2022Updated 3 years ago
Alternatives and similar repositories for vls
Users that are interested in vls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- NIOSDuino - Arduino framework running on NIOS II☆17Apr 14, 2024Updated 2 years ago
- Medium Access Control layer of 802.15.4☆14Nov 14, 2014Updated 11 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- ☆14Jul 24, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- ☆137Nov 17, 2025Updated 8 months ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- AXI4-Stream FIR filter IP☆20Nov 4, 2022Updated 3 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆21Jul 30, 2026Updated 2 weeks ago
- XNU kernel symbol resolver(kernel extension)☆12Mar 1, 2019Updated 7 years ago
- Embree ray tracing kernels repository.☆12Apr 5, 2017Updated 9 years ago
- A program that aims to measure the size of RAM an the characteristics of CPU Cache.☆13Nov 12, 2018Updated 7 years ago
- ☆13Jan 8, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Apr 21, 2026Updated 3 months ago
- Fork of LLVM with support for downgrading bitcode.☆21Jun 9, 2026Updated 2 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- ☆15Sep 12, 2018Updated 7 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 8 months ago
- Microbenchmarking experiments on Zen 2 machines☆22Jun 25, 2022Updated 4 years ago
- Swift and ObjC-based library to assist with implementing a privileged helper tool in a macOS application.☆22Oct 21, 2023Updated 2 years ago
- ☆14Mar 18, 2026Updated 4 months ago
- A 5-stage pipelining RISC-V 32I simulator written in Rust.☆19Apr 21, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Dec 14, 2021Updated 4 years ago
- A repo to store what M1 explainer does and ~Armv9~ Armv8.6 ISA on A16☆19Sep 28, 2024Updated last year
- This project is created and managed by EDA softwares, which contains the breeze quadcopter's component library, footprint library, schema…☆13Dec 15, 2017Updated 8 years ago
- Core-to-core latency benchmark that works on Apple MacOS without hard affinity☆20May 9, 2026Updated 3 months ago
- HatAsm is a powerful assembler and disassembler that provides support for all common architectures.☆18Jan 5, 2026Updated 7 months ago
- Caffe to VHDL☆68Jun 17, 2020Updated 6 years ago
- A tool to keep utility scripts neatly organized.☆15Jan 2, 2026Updated 7 months ago
- This is the flight control source code of breeze mini quadcopter, and the suffix none means no real-time operating system used.☆14Dec 17, 2017Updated 8 years ago
- ICS MEDIA「WebGPU・WebGL開発に役立つ三角関数の数式・概念まとめ (Three.js編)」で紹介したコードを掲載します。☆13Jun 17, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- API Server for Sugarchain☆13Mar 12, 2024Updated 2 years ago
- Pipe text through external commands and display the output in a scratch buffer☆14Feb 20, 2021Updated 5 years ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 9 months ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Command-line tool that provides a workflow for extending, editing, diffing, and writing to vim-style grep lines.☆12Jul 14, 2026Updated last month
- SPI NOR flash programmer using Blue Pill (STM32 development board)☆20Apr 29, 2018Updated 8 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,910Updated this week