BorisPis / nicmem-asplos22-artifact
☆15Updated last year
Alternatives and similar repositories for nicmem-asplos22-artifact:
Users that are interested in nicmem-asplos22-artifact are comparing it to the libraries listed below
- SocksDirect code repository☆19Updated 2 years ago
- Benchmark Suite for RDMA Performance Isolation☆38Updated last year
- Benchmark Test Suite for RDMA Networks☆53Updated 2 years ago
- MIND: In-Network Memory Management for Disaggregated Data Centers☆42Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Sources and examples for ASPLOS20 paper☆14Updated 4 years ago
- RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers☆22Updated 4 years ago
- A rust-based benchmark for BlueField SmartNICs.☆28Updated last year
- Scaling Up Memory Disaggregated Applications with SMART☆27Updated last year
- Arbitrary offloads for RDMA NICs☆89Updated 2 years ago
- NetLock: Fast, Centralized Lock Management Using Programmable Switches☆30Updated 4 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆57Updated 3 years ago
- Intel pmem benchmarks☆18Updated 3 years ago
- ☆20Updated 7 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆18Updated last year
- A Network Function (NF) that re-orders packets per flow by buffering packets for a given time.☆23Updated 2 years ago
- https://rs3lab.github.io/SynCord/☆22Updated 2 years ago
- This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".☆15Updated 3 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆30Updated 6 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- This is the implementation repository of our SOSP'24 paper: Aceso: Achieving Efficient Fault Tolerance in Memory-Disaggregated Key-Value …☆19Updated 6 months ago
- ☆42Updated 9 months ago
- Programming system for NIC-accelerated network applications☆27Updated 6 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago
- Clio, ASPLOS'22.☆73Updated 3 years ago
- ☆30Updated 4 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 4 months ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 2 years ago
- A collection of tools, code, and documentation to understand the host network on real server hardware.☆33Updated 4 months ago
- ☆18Updated 2 years ago