vishal1303 / PIEO-Scheduler
A Fast, Scalable and Programmable Packet Scheduler in Hardware
☆38Updated 5 years ago
Alternatives and similar repositories for PIEO-Scheduler:
Users that are interested in PIEO-Scheduler are comparing it to the libraries listed below
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆30Updated 9 years ago
- ☆45Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆21Updated 6 years ago
- ☆13Updated last year
- ☆51Updated 6 months ago
- ☆16Updated last year
- Framework for FPGA-accelerated Middlebox Development☆43Updated last year
- ☆12Updated 2 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆25Updated 2 years ago
- ESnet SmartNIC hardware design repository.☆44Updated 3 weeks ago
- ☆14Updated 7 years ago
- ☆44Updated 3 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆59Updated 2 years ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆15Updated 8 months ago
- FlowBlaze: Stateful Packet Processing in Hardware☆67Updated 2 years ago
- ☆36Updated 2 months ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Updated 2 years ago
- ☆32Updated 3 years ago
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- ☆59Updated 6 months ago
- ☆21Updated 5 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆57Updated 4 years ago
- ☆22Updated 3 years ago
- ☆12Updated 7 months ago
- ☆20Updated 3 years ago
- μP4: A framework for programming dataplane of network devices☆30Updated 4 years ago