UVM Testbench to verify serial transmission of data between SPI master and slave
☆53Jul 4, 2020Updated 5 years ago
Alternatives and similar repositories for SPI-Interface
Users that are interested in SPI-Interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- VIP for AXI Protocol☆165May 24, 2022Updated 3 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- UVM☆13Mar 16, 2020Updated 6 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆10Jun 26, 2025Updated 8 months ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Dec 9, 2023Updated 2 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- Design and UVM Verification of an ALU☆11Jun 14, 2024Updated last year
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- UVM agents☆86May 26, 2017Updated 8 years ago
- UVM examples and projects☆157Jun 28, 2025Updated 8 months ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆159Mar 31, 2020Updated 5 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆18Aug 21, 2018Updated 7 years ago
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- ☆25May 31, 2021Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆193Jul 23, 2018Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- Verification IP for UART protocol☆22Aug 3, 2020Updated 5 years ago