This course walks you through the Linux OS commands and usage.
☆21Sep 26, 2022Updated 4 years ago
Alternatives and similar repositories for linux_course
Users that are interested in linux_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- ABP Accelerated VIP☆22Jan 9, 2023Updated 3 years ago
- Development of AXI4 Accelerated VIP☆33Apr 3, 2023Updated 3 years ago
- This is a detailed SystemVerilog course☆173Mar 4, 2025Updated last year
- ☆18Jan 7, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verification IP project for I3C protocol☆29May 28, 2026Updated 5 months ago
- SPI protocol Accelerated VIP☆28Apr 21, 2022Updated 4 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆22Apr 21, 2022Updated 4 years ago
- I2C Accelerated VIP☆14Dec 26, 2024Updated last year
- ☆52Jul 8, 2026Updated 3 months ago
- This repository contains the implementation of an SPI (Serial Peripheral Interface) communication protocol with single port sync RAM.☆11Jan 31, 2025Updated last year
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆21Aug 3, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- UART Accelerated VIP☆13Aug 10, 2022Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆19Sep 5, 2024Updated 2 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- A comprehensive repository for Compute Express Link (CXL) resources: covering research papers, specifications, simulation/emulation tools…☆32Feb 24, 2026Updated 8 months ago
- UVM examples and projects☆169Jun 28, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆47Mar 9, 2026Updated 7 months ago
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆58Jun 11, 2025Updated last year
- ☆119Dec 24, 2023Updated 2 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆398Apr 2, 2026Updated 7 months ago
- training labs and examples☆473Aug 1, 2022Updated 4 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week