Alternatives and similar repositories for FPGAmp

Users that are interested in FPGAmp are comparing it to the libraries listed below

• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆312Updated last year
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆243Updated 3 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆260Updated 6 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆235Updated 3 years ago
• projf / display_controller
  FPGA display controller with support for VGA, DVI, and HDMI.
  ☆242Updated 5 years ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆328Updated 3 weeks ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆390Updated 4 months ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆234Updated 3 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆451Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆123Updated 5 years ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆128Updated 3 years ago
• litex-hub / litex-boards
  LiteX boards files
  ☆444Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆528Updated 4 years ago
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆286Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆281Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆602Updated 6 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆407Updated this week
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆268Updated this week
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆158Updated 7 months ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 4 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆450Updated 3 weeks ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆295Updated this week
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆171Updated 5 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆128Updated 7 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆186Updated last month
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆159Updated 3 years ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆181Updated last week
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆245Updated 6 years ago
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆180Updated 4 years ago