ultraembedded / FPGAmp
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
☆278Updated 4 years ago
Alternatives and similar repositories for FPGAmp:
Users that are interested in FPGAmp are comparing it to the libraries listed below
- Opensource DDR3 Controller☆319Updated 2 weeks ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- High throughput JPEG decoder in Verilog for FPGA☆228Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆278Updated 2 weeks ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆247Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆445Updated 3 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆228Updated 5 years ago
- A simple, basic, formally verified UART controller☆300Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆427Updated 7 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆271Updated 8 months ago
- Bus bridges and other odds and ends☆552Updated 3 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆639Updated 3 months ago
- USB3 PIPE interface for Xilinx 7-Series☆212Updated 3 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆265Updated last year
- Small footprint and configurable PCIe core☆541Updated 2 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆382Updated this week
- Small footprint and configurable DRAM core☆412Updated this week
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆282Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆237Updated 6 years ago
- Various HDL (Verilog) IP Cores☆779Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆316Updated 4 months ago
- Linux on LiteX-VexRiscv☆633Updated last month
- LiteX boards files☆404Updated this week
- WISHBONE SD Card Controller IP Core☆122Updated 2 years ago
- Verilog implementation of a RISC-V core☆115Updated 6 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- SystemVerilog to Verilog conversion☆621Updated last month