arm-university / Introduction-to-SoC-Design-Education-Kit
Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals
☆122Updated 8 months ago
Alternatives and similar repositories for Introduction-to-SoC-Design-Education-Kit:
Users that are interested in Introduction-to-SoC-Design-Education-Kit are comparing it to the libraries listed below
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆96Updated 8 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆233Updated 8 months ago
- This repo provide an index of VLSI content creators and their materials☆146Updated 7 months ago
- SystemVerilog Tutorial☆137Updated last week
- This repository contains the design files of RISC-V Single Cycle Core☆36Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆84Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 2 weeks ago
- An overview of TL-Verilog resources and projects☆77Updated 3 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆72Updated last year
- ☆33Updated 2 months ago
- Basic RISC-V Test SoC☆119Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- Trying to get a new skill☆21Updated 2 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- ☆15Updated 8 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆115Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- ☆151Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆94Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆26Updated 10 months ago
- ☆57Updated 3 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆86Updated 9 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- opensource EDA tool flor VLSI design☆32Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆67Updated last year
- ☆89Updated last year