arm-university / Introduction-to-SoC-Design-Education-KitLinks
Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals
☆139Updated 2 months ago
Alternatives and similar repositories for Introduction-to-SoC-Design-Education-Kit
Users that are interested in Introduction-to-SoC-Design-Education-Kit are comparing it to the libraries listed below
Sorting:
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 2 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆264Updated 2 months ago
- SystemVerilog Tutorial☆164Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆143Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated this week
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Verilog/SystemVerilog Guide☆72Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆52Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆150Updated last year
- A reference book on System-on-Chip Design☆34Updated 2 months ago
- opensource EDA tool flor VLSI design☆33Updated last year
- Verilog HDL files☆149Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- ☆163Updated 2 years ago
- ☆36Updated last month
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆119Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- ☆12Updated 4 months ago
- An overview of TL-Verilog resources and projects☆81Updated 4 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆79Updated 2 months ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 2 months ago
- A demo system for Ibex including debug support and some peripherals☆76Updated 2 months ago