arm-university / Introduction-to-SoC-Design-Education-KitLinks
Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals
☆129Updated this week
Alternatives and similar repositories for Introduction-to-SoC-Design-Education-Kit
Users that are interested in Introduction-to-SoC-Design-Education-Kit are comparing it to the libraries listed below
Sorting:
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆105Updated this week
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆249Updated this week
- SystemVerilog Tutorial☆149Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆106Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- A textbook on understanding system on chip design☆39Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆132Updated 3 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- ☆33Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- ECE 3300 HDL Code☆45Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- ☆12Updated 6 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- Trying to get a new skill☆23Updated 5 months ago
- Verilog/SystemVerilog Guide☆66Updated last year
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated last week
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago