arm-university / Introduction-to-SoC-Design-Education-KitLinks
Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals
☆142Updated 3 weeks ago
Alternatives and similar repositories for Introduction-to-SoC-Design-Education-Kit
Users that are interested in Introduction-to-SoC-Design-Education-Kit are comparing it to the libraries listed below
Sorting:
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆273Updated 4 months ago
- SystemVerilog Tutorial☆177Updated 3 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago
- Verilog/SystemVerilog Guide☆73Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 6 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 9 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆56Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Verilog HDL files☆154Updated last year
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- A textbook on understanding system on chip design☆48Updated 4 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆159Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- ☆61Updated 3 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆134Updated 4 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 4 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆91Updated 4 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- An inhouse RISC-V 32-bits CPU☆17Updated 4 months ago
- A reference book on System-on-Chip Design☆36Updated 4 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆119Updated 10 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- ☆37Updated 3 months ago
- ☆106Updated 2 years ago