arm-university / Introduction-to-SoC-Design-Education-Kit
Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals
☆110Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for Introduction-to-SoC-Design-Education-Kit
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆83Updated 3 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆205Updated 3 months ago
- SystemVerilog Tutorial☆113Updated 11 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆67Updated 10 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Verilog/SystemVerilog Guide☆54Updated 10 months ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆82Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- ☆12Updated last week
- This repository contains the design files of RISC-V Single Cycle Core☆27Updated 10 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆42Updated this week
- Pipelined RISC-V RV32I Core in Verilog☆35Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆74Updated 4 years ago
- ☆120Updated 2 years ago
- ☆53Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆168Updated 9 months ago
- System Verilog BootCamp☆22Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆20Updated 3 years ago
- An overview of TL-Verilog resources and projects☆71Updated 7 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆28Updated 5 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆138Updated 3 months ago
- RISC-V Verification Interface☆74Updated 2 months ago
- ☆75Updated last year
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆78Updated 10 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 4 months ago