arm-university / Introduction-to-SoC-Design-Education-KitLinks
Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals
☆135Updated 2 months ago
Alternatives and similar repositories for Introduction-to-SoC-Design-Education-Kit
Users that are interested in Introduction-to-SoC-Design-Education-Kit are comparing it to the libraries listed below
Sorting:
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆112Updated 2 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆262Updated 2 months ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆52Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- Basic RISC-V Test SoC☆139Updated 6 years ago
- Verilog HDL files☆147Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆115Updated 4 years ago
- Verilog/SystemVerilog Guide☆69Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆113Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆88Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- ☆162Updated 2 years ago
- A Single Cycle Risc-V 32 bit CPU☆49Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆104Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆36Updated 3 weeks ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 8 months ago
- ☆98Updated last year
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆109Updated 9 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆62Updated 9 months ago
- A textbook on understanding system on chip design☆41Updated last month
- ☆12Updated 4 months ago
- 100 Days of RTL☆386Updated 11 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year