arm-university / Introduction-to-SoC-Design-Education-KitLinks
Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals
☆132Updated 3 weeks ago
Alternatives and similar repositories for Introduction-to-SoC-Design-Education-Kit
Users that are interested in Introduction-to-SoC-Design-Education-Kit are comparing it to the libraries listed below
Sorting:
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆107Updated 3 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆255Updated 3 weeks ago
- SystemVerilog Tutorial☆153Updated last month
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆101Updated last month
- This repository contains the design files of RISC-V Single Cycle Core☆49Updated last year
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 2 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆90Updated 3 months ago
- Basic RISC-V Test SoC☆129Updated 6 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆42Updated 4 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆63Updated 3 weeks ago
- A textbook on understanding system on chip design☆39Updated last week
- ☆33Updated 5 months ago
- UART implementation using verilog☆20Updated 2 years ago
- Verilog/SystemVerilog Guide☆68Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆135Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆110Updated 4 years ago
- ☆17Updated last month
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago
- A reference book on System-on-Chip Design☆29Updated last week
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆128Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- ☆160Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago