pheaver / netlist-verilogLinks
Netlist and Verilog Haskell Package
β18Updated 15 years ago
Alternatives and similar repositories for netlist-verilog
Users that are interested in netlist-verilog are comparing it to the libraries listed below
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying documentβ18Updated 9 years ago
- π elastic circuit toolchainβ32Updated last year
- A Verilog Synthesis Regression Testβ37Updated last year
- Collection of test cases for Yosysβ17Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platformβ27Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repoβ37Updated last month
- A collection of big designs to run post-synthesis simulations with yosysβ50Updated 10 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilatorβ26Updated 2 months ago
- Hardware Formal Verificationβ16Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)β38Updated 4 years ago
- Example of how to use UVM with Verilatorβ28Updated 2 weeks ago
- β58Updated 3 years ago
- Mutation Cover with Yosys (MCY)β88Updated last week
- Riscy Processors - Open-Sourced RISC-V Processorsβ73Updated 6 years ago
- RISC-V BSV Specificationβ23Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl fileβ49Updated 2 years ago
- BSC Development Workstation (BDW)β32Updated last month
- netlistDB - Intermediate format for digital hardware representation with graph database APIβ32Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)β20Updated 8 years ago
- β18Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlistsβ15Updated 8 years ago
- Chisel implementation of AESβ23Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freelβ¦β66Updated 3 years ago
- LIS Network-on-Chip Implementationβ34Updated 9 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verificationβ24Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).β34Updated 9 years ago
- Chisel Cheatsheetβ34Updated 2 years ago
- Libre Silicon Compilerβ22Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chiselβ19Updated 3 years ago
- Useful utilities for BAR projectsβ32Updated last year