Netlist and Verilog Haskell Package
☆19Nov 21, 2010Updated 15 years ago
Alternatives and similar repositories for netlist-verilog
Users that are interested in netlist-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple pure LRU cache written in Haskell☆19Dec 3, 2018Updated 7 years ago
- ☆12Feb 9, 2026Updated 5 months ago
- ☆10Jun 6, 2015Updated 11 years ago
- simple interface to ghc's simd vector support☆23Jun 25, 2015Updated 11 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI X-Bar☆20Apr 8, 2020Updated 6 years ago
- A Zookeeper backend for Cloud Haskell.☆13Sep 9, 2017Updated 8 years ago
- Codec for Hadoop adding OpenPGP encryption using Bouncy Castle☆17Aug 18, 2011Updated 14 years ago
- Control your Arduino board from Haskell, using the Firmata protocol☆74Dec 15, 2022Updated 3 years ago
- User script for a better experince when using a reverse tree on Duolingo☆13Jun 11, 2021Updated 5 years ago
- Haskell bindings for the FUSE library☆27Jan 22, 2024Updated 2 years ago
- Spacemacs layer for using a nix friendly haskell-ide-engine lsp☆16Feb 28, 2019Updated 7 years ago
- Haskell distributed parallel Haskell☆37Aug 26, 2017Updated 8 years ago
- hidden markov models in haskell☆34May 30, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- F9R-Dev simulator☆15Feb 1, 2016Updated 10 years ago
- Low-level Haskell bindings for libpq☆19Sep 19, 2019Updated 6 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Verification Excellence Knowledge Sharing☆23Jul 14, 2014Updated 12 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- My personal site.☆10Jul 7, 2026Updated 2 weeks ago
- Python package for working with Keysight/Agilent/HP test equipment.☆17Dec 5, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Haskell library that uses HIBP to evaluate passwords☆12Jan 25, 2025Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Haskell bindings for the pcap library, which provides a low level interface to packet capture systems.☆27Mar 30, 2020Updated 6 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - analog, mixed signal and custom GDS projects☆19May 31, 2026Updated last month
- a toy synthesizer to explore haskell concepts☆15Feb 24, 2012Updated 14 years ago
- A simple interface for building .dot graph files.☆19Apr 16, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Snap port of servant-server (WIP)☆28Aug 26, 2022Updated 3 years ago
- AVR course at Brno University of Technology☆29Feb 8, 2026Updated 5 months ago
- Port of ciccreator to Python☆20May 5, 2026Updated 2 months ago
- Haskell HTTP client library for use with io-streams☆50Oct 20, 2023Updated 2 years ago
- A browser Pong game, taking advantage of Idris's ability to compile to javascript.☆18Nov 20, 2014Updated 11 years ago
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago