Netlist and Verilog Haskell Package
☆19Nov 21, 2010Updated 15 years ago
Alternatives and similar repositories for netlist-verilog
Users that are interested in netlist-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple pure LRU cache written in Haskell☆19Dec 3, 2018Updated 7 years ago
- ☆12Feb 9, 2026Updated 6 months ago
- ☆10Jun 6, 2015Updated 11 years ago
- simple interface to ghc's simd vector support☆23Jun 25, 2015Updated 11 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI X-Bar☆20Apr 8, 2020Updated 6 years ago
- A Zookeeper backend for Cloud Haskell.☆13Sep 9, 2017Updated 8 years ago
- Codec for Hadoop adding OpenPGP encryption using Bouncy Castle☆17Aug 18, 2011Updated 15 years ago
- Control your Arduino board from Haskell, using the Firmata protocol☆74Dec 15, 2022Updated 3 years ago
- User script for a better experince when using a reverse tree on Duolingo☆13Jun 11, 2021Updated 5 years ago
- Haskell bindings for the FUSE library☆27Jan 22, 2024Updated 2 years ago
- Spacemacs layer for using a nix friendly haskell-ide-engine lsp☆16Feb 28, 2019Updated 7 years ago
- Haskell distributed parallel Haskell☆37Aug 26, 2017Updated 9 years ago
- hidden markov models in haskell☆34May 30, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- F9R-Dev simulator☆15Feb 1, 2016Updated 10 years ago
- Low-level Haskell bindings for libpq☆19Sep 19, 2019Updated 6 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 13 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- ☆17Jul 30, 2024Updated 2 years ago
- Haskell library that uses HIBP to evaluate passwords☆12Jan 25, 2025Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Haskell bindings for the pcap library, which provides a low level interface to packet capture systems.☆27Mar 30, 2020Updated 6 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - analog, mixed signal and custom GDS projects☆19May 31, 2026Updated 3 months ago
- a toy synthesizer to explore haskell concepts☆15Feb 24, 2012Updated 14 years ago
- A simple interface for building .dot graph files.☆19Apr 16, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Snap port of servant-server (WIP)☆28Aug 26, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AVR course at Brno University of Technology☆29Feb 8, 2026Updated 6 months ago
- Port of ciccreator to Python☆22Updated this week
- Haskell HTTP client library for use with io-streams☆49Oct 20, 2023Updated 2 years ago
- A browser Pong game, taking advantage of Idris's ability to compile to javascript.☆18Nov 20, 2014Updated 11 years ago
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- SystemC Common Practices (SCP)☆38Feb 27, 2026Updated 6 months ago