Netlist and Verilog Haskell Package
☆19Nov 21, 2010Updated 15 years ago
Alternatives and similar repositories for netlist-verilog
Users that are interested in netlist-verilog are comparing it to the libraries listed below
Sorting:
- A domain-specific language for testing programs using Behavior-Driven Development (BDD) process in Haskell☆19Dec 20, 2014Updated 11 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Python package for working with Keysight/Agilent/HP test equipment.☆18Dec 5, 2024Updated last year
- Verification Excellence Knowledge Sharing☆24Jul 14, 2014Updated 11 years ago
- Kansas Lava☆50Oct 6, 2019Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Generate an elm-ethereum contract interface from your contract's ABI☆11Dec 7, 2022Updated 3 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Controlled Invariant Sets in Two Moves☆14Dec 21, 2021Updated 4 years ago
- Support code for talk 'XXIst century shall be typed or not be'☆15Oct 21, 2022Updated 3 years ago
- ☆12Apr 25, 2024Updated last year
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- Airfoil Library created with Xoptfoil2☆11Jan 10, 2026Updated last month
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Translate a subset of C to Verilog☆12May 8, 2019Updated 6 years ago
- ☆20May 8, 2012Updated 13 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- ODIN console files, for remote control of PowerSDR☆13Aug 11, 2021Updated 4 years ago
- Python program that uses the BG7 network analyser☆11Sep 30, 2023Updated 2 years ago
- ☆20Nov 16, 2014Updated 11 years ago
- Lua parser and pretty-printer☆52May 5, 2016Updated 9 years ago
- A C to verilog compiler☆52Jun 20, 2015Updated 10 years ago
- Simple terminal interface for chatgpt☆10Dec 6, 2022Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Playing with HD graphics from StarCraft Remastered☆12Feb 1, 2021Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆11Sep 19, 2017Updated 8 years ago
- A Nix Flake for SumatraPDF☆14Feb 14, 2025Updated last year