pheaver / netlist-verilogLinks
Netlist and Verilog Haskell Package
☆18Updated 14 years ago
Alternatives and similar repositories for netlist-verilog
Users that are interested in netlist-verilog are comparing it to the libraries listed below
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Mutation Cover with Yosys (MCY)☆86Updated 3 weeks ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- ☆33Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- ☆18Updated 5 years ago
- A generic test bench written in Bluespec☆54Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V BSV Specification☆21Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆56Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- 🔁 elastic circuit toolchain☆31Updated 9 months ago
- ☆23Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago