BillBohan / NISCLinks
A single instruction set processor architecture
☆18Updated 7 years ago
Alternatives and similar repositories for NISC
Users that are interested in NISC are comparing it to the libraries listed below
Sorting:
- The Antikernel operating system project☆121Updated 5 years ago
- A Qt5 based free VLSI development tool☆30Updated 7 years ago
- MRSIC32 ISA documentation and development☆91Updated last year
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Debian root filesystems for multiple architectures☆14Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Bootstrap compiler☆44Updated 6 years ago
- Bytecode VM and Assembler in JS☆32Updated 3 years ago
- Binary tools: assembler, disassembler, linker, library manager, emulator☆61Updated 5 months ago
- A simple, self hosted, low level programming language.☆79Updated 6 months ago
- x64 assembler solution to n-queens problem. Not tested for n!=8.☆62Updated 3 years ago
- Exokernel for IA32 architectures with a segmented memory managment model and user level only drivers.☆22Updated 9 years ago
- FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.☆73Updated 11 years ago
- MH: a microkernel for fun and experimenting!☆31Updated 7 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…☆188Updated 4 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- PIOS: Parallel Instructional Operating System - Instructional Template Code☆37Updated 12 years ago
- Bootstrapping VM for bare metal to trusted C compilation☆47Updated 8 months ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆77Updated 4 years ago
- NetWatch System Management Mode VNC Server☆31Updated 15 years ago
- Parser of C-syntax data definitions, C-syntax function definitions☆19Updated 13 years ago
- Tiny modular assembler & vm for lightweight control microcode☆36Updated 5 years ago
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Test self-modifying code behaviour on processors for single-use JIT functions☆53Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago