A simple MOSFET model for analog/RF IC design and simulation
☆55Oct 5, 2026Updated this week
Alternatives and similar repositories for ACM-MOSFET-models
Users that are interested in ACM-MOSFET-models are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆32Jun 5, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Updated this week
- Custom IC Design Platform☆124Updated this week
- MOSIS MPW Test Data and SPICE Models Collections☆44Apr 2, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Fully Open Source FASOC generators built on top of open-source EDA tools☆364Oct 22, 2025Updated 11 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- An innovative Verilog-A compiler - reloaded☆51Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆844Updated this week
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 8 months ago
- Parasitic Extraction for KLayout☆47Updated this week
- ☆21Apr 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆96Jan 15, 2025Updated last year
- From Semiconductor to TransistorLevel Modeling in Julia☆25Oct 21, 2021Updated 4 years ago
- ☆65Jul 11, 2025Updated last year
- Primitives for SKY130 provided by SkyWater.☆41Mar 9, 2024Updated 2 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆90May 11, 2026Updated 4 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆35Jul 30, 2022Updated 4 years ago
- Tapeouts done using OpenFASOC☆22Nov 3, 2025Updated 11 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆499Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆199Aug 20, 2024Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Online viewer of Xschem schematic files☆35Dec 14, 2025Updated 9 months ago
- Verilog-A simulation models☆119Sep 19, 2026Updated 3 weeks ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆529May 31, 2023Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- gm/Id design toolkit: lookup tables, design charts, and automated multicorner sizing of analog circuits☆159Sep 22, 2026Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆25Dec 3, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆48Updated this week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆18Sep 12, 2023Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- ☆395Sep 15, 2026Updated 3 weeks ago
- ☆168Aug 19, 2026Updated last month