The SoC for the introduction to chip design course spring 2026
☆19May 22, 2026Updated 3 months ago
Alternatives and similar repositories for dtu-soc-2026
Users that are interested in dtu-soc-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Custom IC Design Platform☆115Updated this week
- Agile Hardware Design Course☆15Aug 15, 2026Updated last week
- wafer.space GF180MCU Run 1☆39Apr 27, 2026Updated 3 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Introduction to Chip Design☆74Jul 3, 2026Updated last month
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- CoreSmith is a Prompt to GDS Agentic Flow☆35Aug 7, 2026Updated 2 weeks ago
- ☆20May 12, 2026Updated 3 months ago
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆43Jun 30, 2026Updated last month
- An implementation of RISC-V☆54Jul 14, 2026Updated last month
- ☆23Aug 11, 2026Updated last week
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 12, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆139Updated this week
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Course assignments☆10Jan 11, 2018Updated 8 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆25Jul 30, 2026Updated 3 weeks ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆23Jun 14, 2026Updated 2 months ago
- SystemVerilog file list pruner☆19Aug 2, 2026Updated 3 weeks ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆19Updated this week
- ☆31Sep 3, 2025Updated 11 months ago
- Self-contained RTL to GDS flow for simple chip designs☆75Jul 7, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆19Apr 27, 2026Updated 3 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- Automated Analysis Framework for Simulink/Stateflow☆14Jul 25, 2023Updated 3 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- ☆20Mar 3, 2026Updated 5 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Aug 14, 2026Updated last week
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Probabilistic inference for models of behaviour☆13Mar 5, 2026Updated 5 months ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Blender GDSII Importer with PDK Support☆139Updated this week
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 7 months ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆19Dec 2, 2024Updated last year
- A Risc-V SoC for Tiny Tapeout☆57Jul 12, 2026Updated last month
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 11 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago