The SoC for the introduction to chip design course spring 2026
☆21May 22, 2026Updated 5 months ago
Alternatives and similar repositories for dtu-soc-2026
Users that are interested in dtu-soc-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- ☆23May 12, 2026Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 2 weeks ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Custom IC Design Platform☆124Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆28Updated this week
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- wafer.space GF180MCU Run 1☆42Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated 3 weeks ago
- ☆18Oct 10, 2025Updated last year
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Introduction to Chip Design☆85Oct 10, 2026Updated last week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆25Oct 24, 2022Updated 3 years ago
- Gati Accelerates Your CNN Algorithms!☆29Jun 12, 2026Updated 4 months ago
- A Statically-scheduled TDM Network-on-Chip for Real-Time Systems☆14May 19, 2019Updated 7 years ago
- An implementation of RISC-V☆54Jul 14, 2026Updated 3 months ago
- CoreSmith is a Prompt to GDS Agentic Flow☆50Updated this week
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Multicore SoC based on the serv core☆14Dec 18, 2025Updated 10 months ago
- Materials for 2024☆13Dec 20, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 27, 2026Updated last month
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆51Jun 30, 2026Updated 3 months ago
- Open quantum computing course for teaching, self-study, exam preparation, and quantum-technology career preparation.☆58Aug 14, 2026Updated 2 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆43Aug 25, 2026Updated last month
- Tiny Tapeout GDS Action (using LibreLane)☆29Sep 30, 2026Updated 3 weeks ago
- Automated Analysis Framework for Simulink/Stateflow☆14Jul 25, 2023Updated 3 years ago
- ☆32Sep 3, 2025Updated last year
- SystemVerilog file list pruner☆19Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- ☆23Sep 28, 2026Updated 3 weeks ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Oct 16, 2026Updated last week
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆18Oct 14, 2026Updated last week
- ☆21Mar 3, 2026Updated 7 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago