The SoC for the introduction to chip design course spring 2026
☆21May 22, 2026Updated 3 months ago
Alternatives and similar repositories for dtu-soc-2026
Users that are interested in dtu-soc-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Agile Hardware Design Course☆25Updated this week
- Custom IC Design Platform☆123Updated this week
- wafer.space GF180MCU Run 1☆40Apr 27, 2026Updated 4 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆21Apr 20, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Introduction to Chip Design☆78Jul 3, 2026Updated 2 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- ☆23May 12, 2026Updated 4 months ago
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆46Jun 30, 2026Updated 2 months ago
- Materials for 2024☆13Dec 20, 2024Updated last year
- An implementation of RISC-V☆54Jul 14, 2026Updated last month
- ☆23Aug 31, 2026Updated last week
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 27, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆145Updated this week
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Course assignments☆10Jan 11, 2018Updated 8 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆27Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆24Jun 14, 2026Updated 2 months ago
- SystemVerilog file list pruner☆19Sep 1, 2026Updated last week
- A Chip Design Automation Solution with Open Source EDA Tools.☆28Updated this week
- ☆33Sep 3, 2025Updated last year
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆19Apr 27, 2026Updated 4 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- Automated Analysis Framework for Simulink/Stateflow☆14Jul 25, 2023Updated 3 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- ☆20Mar 3, 2026Updated 6 months ago
- FoKL-GP implements Karhunen-Loève decomposed Gaussian processes with built-in forward variable selection. Decomposed GPs are key to embed…☆18May 19, 2026Updated 3 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 2 weeks ago
- Main page for the 'atomagined' database. The 'atomagined' database contains synthetic atomic-resolution HAADF STEM images for select ICSD…☆15Mar 9, 2020Updated 6 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Probabilistic inference for models of behaviour☆13Mar 5, 2026Updated 6 months ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Blender GDSII Importer with PDK Support☆140Sep 3, 2026Updated last week
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆19Dec 2, 2024Updated last year
- A Risc-V SoC for Tiny Tapeout☆60Jul 12, 2026Updated 2 months ago