A 32-bit MIPS processor used Altera Quartus II with Verilog.
☆28Sep 20, 2018Updated 8 years ago
Alternatives and similar repositories for 32-bit-MIPS-Processor
Users that are interested in 32-bit-MIPS-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog implementation of MIPS ISA.☆19Jul 7, 2019Updated 7 years ago
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- Project demonstrating the design and testing of an 8 bit CPU in Verilog for EE4023 Digital IC Design module at UCC, 2020/2021☆10Nov 25, 2021Updated 4 years ago
- Low level library for wideband SDR receivers☆13Apr 17, 2022Updated 4 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Solving Bloxorz game using A* (A-star) Algorithm☆10Jan 29, 2021Updated 5 years ago
- Verilog implementation of 74181 ALU chip☆12Oct 8, 2017Updated 9 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆23Apr 26, 2023Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Lightweight embedded JSON mapper for C — structured data-to-JSON mapping with declarative macros. ThreadX/FreeRTOS/baremetal ready.☆13Jun 15, 2026Updated 4 months ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆16Jan 5, 2025Updated last year
- Training of a ResNet18 model using PyTorch compared to Torchvision ResNet18 model on the same dataset☆21Nov 20, 2022Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Synthesis minecraft redstone schemes from verilog☆18Sep 20, 2018Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Sequential and parallel FFT algorithms for image compression.☆12Jun 14, 2021Updated 5 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆32Feb 14, 2021Updated 5 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Create tiny ML systems for on-device learning.☆19Jul 14, 2021Updated 5 years ago
- FFTFPGA is an OpenCL based library for Fast Fourier Transformations for FPGAs. This repository provides OpenCL host code in the form of F…☆17Mar 31, 2022Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆20Jul 29, 2015Updated 11 years ago
- Processor repo☆60Dec 19, 2013Updated 12 years ago
- A tool to connect SMT-based frontends to Lean4.☆21Oct 21, 2026Updated last week
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Collection of stuff for football analytics☆19Jan 5, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 6 years ago
- Exploring Temporal Dynamics in Event-based Eye Tracker☆10Mar 26, 2025Updated last year
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ☆14May 15, 2023Updated 3 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 6 years ago