A 32-bit MIPS processor used Altera Quartus II with Verilog.
☆28Sep 20, 2018Updated 7 years ago
Alternatives and similar repositories for 32-bit-MIPS-Processor
Users that are interested in 32-bit-MIPS-Processor are comparing it to the libraries listed below
Sorting:
- A verilog implementation of MIPS ISA.☆18Jul 7, 2019Updated 6 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆17Apr 26, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- The Subutai™ Router open hardware project sources.☆15Oct 2, 2017Updated 8 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- Low level library for wideband SDR receivers☆13Apr 17, 2022Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆140Apr 3, 2020Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- Synthesis minecraft redstone schemes from verilog☆18Sep 20, 2018Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago
- Create tiny ML systems for on-device learning.☆19Jul 14, 2021Updated 4 years ago
- Collection of stuff for football analytics☆18Jan 5, 2024Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 5 years ago
- ☆14May 15, 2023Updated 2 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated last week
- A machine learning library focused on deep learning☆11Jun 2, 2015Updated 10 years ago
- CIFAR10 ResNets implemented in JAX+Flax☆12Apr 6, 2022Updated 3 years ago
- This is a repository where I added my DSP codes that have written in Matlab (without built-in function). I have also commented inside eve…☆18Jun 10, 2021Updated 4 years ago
- Skywaters 130nm Klayout PDK☆34Jan 29, 2025Updated last year
- ☆22Jan 9, 2024Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago