diadatp / mips_cpu
A implementation of a 32-bit single cycle MIPS processor in Verilog.
☆18Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for mips_cpu
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- ☆10Updated 3 months ago
- ☆39Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆10Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- To design test bench of the APB protocol☆15Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- ☆14Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- Introductory course into static timing analysis (STA).☆63Updated last week
- ☆14Updated 2 years ago
- ☆16Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- Open source process design kit for 28nm open process☆42Updated 6 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Python Tool for UVM Testbench Generation☆49Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆22Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆25Updated 8 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- ☆20Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- APB UVC ported to Verilator☆11Updated 11 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year