A implementation of a 32-bit single cycle MIPS processor in Verilog.
☆22Nov 23, 2020Updated 5 years ago
Alternatives and similar repositories for mips_cpu
Users that are interested in mips_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 8 years ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆30Feb 14, 2021Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- Reads a Cadence techfile into KLayout and produces layer properties from it☆31Oct 22, 2023Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated last month
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆74Oct 4, 2021Updated 4 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 3 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- 🔫 Toy ML-like Imperative Programming Language (WIP)☆10Apr 15, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- Implementations of Development Ephemeris computations☆12Jan 15, 2024Updated 2 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- An interface to NASA-JPL HORIZONS system and other Solar System Dynamics APIs in Julia☆21Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Elegant C++ library for HDF5 files☆14Oct 6, 2016Updated 9 years ago
- Matlab to Python converter☆13Aug 30, 2012Updated 13 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- This 4-in-1 deep learning application can convert Morse Code signalled in 4 different ways in real time. Namely, flashlight toggles, eye …☆10Nov 7, 2018Updated 7 years ago
- [WIP] ⛵ A basic key-value storage service with transaction and fault-tolerant in Rust.☆10Jul 12, 2020Updated 5 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆18Oct 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is archived. Use Qucs-S instead☆25Feb 12, 2022Updated 4 years ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆33Jul 23, 2025Updated 10 months ago
- Redmine plugin that expose global roadmaps for the user's projects.☆39Dec 29, 2018Updated 7 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Example of how to include Thomas Mack's Java Swiss Ephemeris .jar file in an Android Studio Project☆14Feb 7, 2016Updated 10 years ago