A implementation of a 32-bit single cycle MIPS processor in Verilog.
☆20Nov 23, 2020Updated 5 years ago
Alternatives and similar repositories for mips_cpu
Users that are interested in mips_cpu are comparing it to the libraries listed below
Sorting:
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆28Feb 14, 2021Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 11 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- VHDL-Mips-Pipeline-Microprocessor☆15May 2, 2012Updated 13 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆22Aug 11, 2019Updated 6 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆28Oct 22, 2023Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- A verilog implementation of MIPS ISA.☆18Jul 7, 2019Updated 6 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated last year
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆28Mar 3, 2023Updated 3 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- ☆38Nov 14, 2024Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated last week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- ☆11Apr 3, 2017Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆45Aug 11, 2014Updated 11 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- Quartus Lite docker☆38Sep 26, 2020Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago