diadatp / mips_cpuLinks
A implementation of a 32-bit single cycle MIPS processor in Verilog.
☆20Updated 5 years ago
Alternatives and similar repositories for mips_cpu
Users that are interested in mips_cpu are comparing it to the libraries listed below
Sorting:
- Completed LDO Design for Skywaters 130nm☆18Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆24Updated 3 years ago
- Open source process design kit for 28nm open process☆68Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- ☆43Updated 3 years ago
- Extended and external tests for Verilator testing☆17Updated last week
- ☆40Updated last year
- ☆19Updated last month
- SGMII☆13Updated 11 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 8 months ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Various low power labs using sky130☆13Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆13Updated 5 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆23Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- Open Analog Design Environment☆25Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆21Updated last month