diadatp / mips_cpu
A implementation of a 32-bit single cycle MIPS processor in Verilog.
☆20Updated 4 years ago
Alternatives and similar repositories for mips_cpu
Users that are interested in mips_cpu are comparing it to the libraries listed below
Sorting:
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- ☆24Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- A verilog implementation of MIPS ISA.☆17Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆59Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆41Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Various low power labs using sky130☆12Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆68Updated 4 years ago
- A simple 8bit CPU.☆25Updated 5 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆12Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- ☆16Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Open source process design kit for 28nm open process☆55Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆26Updated 10 months ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Simple cache design implementation in verilog☆46Updated last year
- Verilog RTL Design☆37Updated 3 years ago