A simple 8bit CPU.
☆26Dec 6, 2024Updated last year
Alternatives and similar repositories for NoobsCpu-8bit
Users that are interested in NoobsCpu-8bit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- An overview of TL-Verilog resources and projects☆87Apr 25, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆122Jul 31, 2021Updated 4 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- The new incarnation of the 40 year old Z80 trainer computer - Now with Fulisik LEDs!☆11Apr 4, 2026Updated 2 months ago
- ☆15Jan 19, 2024Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆83Nov 26, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Quick Datagen Scripts for KubeJS☆12Mar 18, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated last year
- ☆12May 15, 2022Updated 4 years ago
- ☆19May 5, 2022Updated 4 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 5 months ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- 64-bit RISC-V processor☆17Nov 30, 2022Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- ☆13May 8, 2025Updated last year
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- QML dmenu replacement☆12Jan 6, 2023Updated 3 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- Some fibaro quickApp☆13Feb 20, 2025Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- Integration and automation of NS-3 network simulator and Linux Containers☆12Nov 12, 2019Updated 6 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆124Sep 26, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The repo contains code example and demo for using the make build system☆18Jul 22, 2023Updated 2 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆10May 20, 2022Updated 4 years ago
- ☆15Feb 27, 2019Updated 7 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- The Complete Vue.JS Course for Beginners - Zero to Mastery, by Packt Publishing☆12Jul 20, 2023Updated 2 years ago