supratimdas / NoobsCpu-8bit
A simple 8bit CPU.
☆25Updated 5 months ago
Alternatives and similar repositories for NoobsCpu-8bit
Users that are interested in NoobsCpu-8bit are comparing it to the libraries listed below
Sorting:
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆75Updated last year
- Introductory course into static timing analysis (STA).☆93Updated 2 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆91Updated 2 weeks ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆45Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆35Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- ☆41Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- BlackParrot on Zynq☆41Updated 2 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- SystemVerilog Tutorial☆142Updated this week
- ☆51Updated 9 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆85Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆101Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- OSVVM Documentation☆33Updated last week
- Architectural design of data router in verilog☆30Updated 5 years ago