A simple 8bit CPU.
☆26Dec 6, 2024Updated last year
Alternatives and similar repositories for NoobsCpu-8bit
Users that are interested in NoobsCpu-8bit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- An overview of TL-Verilog resources and projects☆86Apr 25, 2026Updated last week
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- The new incarnation of the 40 year old Z80 trainer computer - Now with Fulisik LEDs!☆10Apr 4, 2026Updated last month
- ☆15Jan 19, 2024Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆81Nov 26, 2020Updated 5 years ago
- Quick Datagen Scripts for KubeJS☆12Mar 18, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- ☆12May 15, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆18May 5, 2022Updated 4 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- ☆13May 8, 2025Updated 11 months ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- a very simple interpreter for c, inspired by c4, but it is embedded☆11Jul 6, 2018Updated 7 years ago
- QML dmenu replacement☆12Jan 6, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆14Nov 2, 2018Updated 7 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Integration and automation of NS-3 network simulator and Linux Containers☆12Nov 12, 2019Updated 6 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 3 years ago
- The repo contains code example and demo for using the make build system☆18Jul 22, 2023Updated 2 years ago
- These tools allow to add timed metadata into a transport stream. Metadata are inserted through ID3v2 tags.☆11Jun 8, 2017Updated 8 years ago
- ☆15Feb 27, 2019Updated 7 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- The Complete Vue.JS Course for Beginners - Zero to Mastery, by Packt Publishing☆12Jul 20, 2023Updated 2 years ago
- ☆21Sep 16, 2018Updated 7 years ago
- Versatile Embedded Retro Adapter☆17Jan 8, 2025Updated last year
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Software and documentation, mostly from the 80s and 90s☆24Mar 24, 2015Updated 11 years ago
- OpenROUTS3D (Open Realtime OSM- and Unity-based Traffic Simulator 3D) - A multi-purpose driving simulator developed for the needs of Tele…☆15Jul 1, 2020Updated 5 years ago