supratimdas / NoobsCpu-8bit
A simple 8bit CPU.
☆25Updated last month
Alternatives and similar repositories for NoobsCpu-8bit:
Users that are interested in NoobsCpu-8bit are comparing it to the libraries listed below
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆70Updated last year
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆21Updated 6 years ago
- Complete tutorial code.☆15Updated 8 months ago
- Introductory course into static timing analysis (STA).☆78Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆53Updated 9 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆57Updated last month
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆31Updated 2 years ago
- ☆15Updated 6 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- ☆11Updated last week
- This is the repository for the IEEE version of the book☆53Updated 4 years ago
- Final project for Computer Architecture FA16☆14Updated 8 years ago
- OSVVM Documentation☆32Updated last month
- Altera Advanced Synthesis Cookbook 11.0☆96Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- Static Timing Analysis Full Course☆46Updated 2 years ago
- Architectural design of data router in verilog☆28Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆35Updated 3 years ago
- Simple cache design implementation in verilog☆42Updated last year