supratimdas / NoobsCpu-8bit
A simple 8bit CPU.
☆25Updated last year
Related projects ⓘ
Alternatives and complementary repositories for NoobsCpu-8bit
- Introductory course into static timing analysis (STA).☆66Updated 2 weeks ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- ☆39Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- ☆75Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆25Updated 9 months ago
- ☆16Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- Simple template-based UVM code generator☆20Updated last year
- ☆26Updated 5 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- ☆42Updated 8 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- Static Timing Analysis Full Course☆43Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 2 weeks ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆22Updated 2 years ago
- Complete tutorial code.☆12Updated 6 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- SystemVerilog Tutorial☆114Updated 11 months ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago