JeffDeCola / my-verilog-examplesLinks
A place to keep my synthesizable verilog examples.
☆43Updated 5 months ago
Alternatives and similar repositories for my-verilog-examples
Users that are interested in my-verilog-examples are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- Complete tutorial code.☆21Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆25Updated 7 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- ☆42Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆38Updated 2 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago
- Static Timing Analysis Full Course☆60Updated 2 years ago
- RISC-V Verification Interface☆103Updated this week
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Structured UVM Course☆49Updated last year
- ☆13Updated 5 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago