A place to keep my synthesizable verilog examples.
☆51Mar 29, 2026Updated last week
Alternatives and similar repositories for my-verilog-examples
Users that are interested in my-verilog-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Driving an LED Matrix with a TinyFPGA☆17Nov 2, 2025Updated 5 months ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Nov 16, 2022Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆16May 23, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- ☆11May 31, 2016Updated 9 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- A tool for modeling FSMs by VHDL or Verilog☆12Apr 2, 2026Updated last week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Plugin manager using Qt framework to create Qt application based on custom loadable plugins☆12Oct 12, 2023Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- APB master and slave developed in RTL.☆24Oct 25, 2025Updated 5 months ago
- A pure Python implementation for TA-LIB based on Cython (Progress: 92/158 Indicators)☆15Jul 27, 2025Updated 8 months ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆15Dec 1, 2023Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 11 months ago
- ☆19Apr 2, 2026Updated last week
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- ☆19Oct 20, 2025Updated 5 months ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This is a detailed SystemVerilog course☆151Mar 4, 2025Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 6 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆33Feb 7, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆37Mar 3, 2016Updated 10 years ago
- Prebuilt OP-TEE 3.15 Binaries for QEMUv8 and Run x-test☆19Aug 21, 2022Updated 3 years ago
- Thrift Zephyr Module (GSoC 2022 Project)☆10Jan 24, 2023Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago