A place to keep my synthesizable verilog examples.
☆54May 19, 2026Updated this week
Alternatives and similar repositories for my-verilog-examples
Users that are interested in my-verilog-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Driving an LED Matrix with a TinyFPGA☆17Nov 2, 2025Updated 6 months ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Nov 16, 2022Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆16May 23, 2024Updated last year
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 10 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Plugin manager using Qt framework to create Qt application based on custom loadable plugins☆13Oct 12, 2023Updated 2 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆77Nov 15, 2021Updated 4 years ago
- An object-oriented operating system focused on isolating processes to improve security, portability & scaling☆15Aug 9, 2023Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- APB master and slave developed in RTL.☆24Oct 25, 2025Updated 6 months ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆16Dec 1, 2023Updated 2 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Oct 20, 2025Updated 7 months ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 3 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆65Oct 24, 2019Updated 6 years ago
- This is a detailed SystemVerilog course☆155Mar 4, 2025Updated last year
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated 2 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆34Feb 7, 2025Updated last year
- ☆16May 13, 2026Updated last week
- ☆37Mar 3, 2016Updated 10 years ago
- 🏓 A Ping Pong game written in VHDL with VGA support☆14Jun 2, 2019Updated 6 years ago
- Thrift Zephyr Module (GSoC 2022 Project)☆10Jan 24, 2023Updated 3 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago