A place to keep my synthesizable verilog examples.
☆59May 19, 2026Updated 4 months ago
Alternatives and similar repositories for my-verilog-examples
Users that are interested in my-verilog-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Driving an LED Matrix with a TinyFPGA☆17Nov 2, 2025Updated 10 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- ☆35Nov 26, 2019Updated 6 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆216Jan 29, 2024Updated 2 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- ☆16May 23, 2024Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- ☆12May 31, 2016Updated 10 years ago
- This is an HLS-based FPGA accelerator implementation for openpose application.☆14Apr 5, 2019Updated 7 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆83Nov 15, 2021Updated 4 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- Slides of Dr Sparsh Mittal on "Computer Architecture for AI" (aka Hardware Architecture for Deep Learning) Course☆19Apr 20, 2026Updated 4 months ago
- Plugin manager using Qt framework to create Qt application based on custom loadable plugins☆13Oct 12, 2023Updated 2 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆26Jan 13, 2021Updated 5 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Aug 19, 2025Updated last year
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆65Oct 24, 2019Updated 6 years ago
- 🏓 A Ping Pong game written in VHDL with VGA support☆14Jun 2, 2019Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- Prebuilt OP-TEE 3.15 Binaries for QEMUv8 and Run x-test☆19Aug 21, 2022Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆37Mar 3, 2016Updated 10 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- ☆17May 21, 2026Updated 3 months ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago