JeffDeCola / my-verilog-examplesLinks
A place to keep my synthesizable verilog examples.
☆38Updated last month
Alternatives and similar repositories for my-verilog-examples
Users that are interested in my-verilog-examples are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆94Updated last month
- Complete tutorial code.☆20Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ☆41Updated 3 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 3 weeks ago
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆95Updated last year
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- APB master and slave developed in RTL.☆15Updated 2 months ago
- BlackParrot on Zynq☆41Updated 3 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago