maze1377 / pipeline-mips-verilog
A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
☆35Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for pipeline-mips-verilog
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- Single Cycle RISC MIPS Processor☆30Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆80Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆10Updated last year
- ☆14Updated last year
- ☆16Updated 7 months ago
- AXI Interconnect☆45Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆35Updated 4 years ago
- ☆40Updated last year
- ☆26Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆118Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- ☆16Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆93Updated 9 months ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆117Updated 4 years ago