maze1377 / pipeline-mips-verilogView external linksLinks
A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
☆60Jan 28, 2025Updated last year
Alternatives and similar repositories for pipeline-mips-verilog
Users that are interested in pipeline-mips-verilog are comparing it to the libraries listed below
Sorting:
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆162May 20, 2022Updated 3 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆16Apr 26, 2023Updated 2 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- UART implementation using verilog☆33Feb 14, 2023Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Basic RISC-V Test SoC☆173Apr 7, 2019Updated 6 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆34Mar 25, 2020Updated 5 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆210Sep 2, 2025Updated 5 months ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆28Feb 14, 2021Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- A simple implementation of a UART modem in Verilog.☆174Nov 10, 2021Updated 4 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆34Jul 5, 2020Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- ☆18Aug 8, 2017Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Two Level Cache Controller implementation in Verilog HDL☆57Jul 9, 2020Updated 5 years ago