Alternatives and similar repositories for build-your-own-prefetcher

Users that are interested in build-your-own-prefetcher are comparing it to the libraries listed below

• Shuiliusheng / boom_stop

  View on GitHub
  jump to a place when progam runs to the max instruction number
  ☆15Dec 14, 2023Updated 2 years ago
• gururaj-s / mirage

  View on GitHub
  MIRAGE (USENIX Security 2021)
  ☆14Nov 8, 2023Updated 2 years ago
• agusnt / Berti-Artifact

  View on GitHub
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆36Nov 9, 2022Updated 3 years ago
• miaochenlu / Gem5_tutorials

  View on GitHub
  ☆22Nov 3, 2025Updated 3 months ago
• ChampSim / ChampSim

  View on GitHub
  ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …
  ☆670Updated this week
• CMU-SAFARI / Hermes

  View on GitHub
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆76Sep 10, 2025Updated 5 months ago
• antonson-j1 / SHA256-Accelerator-Hardware

  View on GitHub
  This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…
  ☆28Dec 12, 2021Updated 4 years ago
• circuit-solver / circuit-solver.github.io

  View on GitHub
  This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!
  ☆11Nov 20, 2022Updated 3 years ago
• Yujie-Cui / WB-channels

  View on GitHub
  ☆13May 26, 2022Updated 3 years ago
• RealJustinNi / EE219-AICS-2024

  View on GitHub
  ☆16Jan 18, 2025Updated last year
• aaronshappell / tage-predictor

  View on GitHub
  SystemVerilog implemention of the TAGE branch predictor
  ☆13May 26, 2021Updated 4 years ago
• aniketp / ipcp-dsp

  View on GitHub
  Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching
  ☆16Nov 16, 2019Updated 6 years ago
• bakhshalipour / Bingo

  View on GitHub
  The source code of "Bingo Spatial Data Prefetcher" paper, which is accepted in HPCA 2019.
  ☆29Jul 29, 2021Updated 4 years ago
• parsa-epfl / flexus

  View on GitHub
  Contains the code for the Flexus cycle-accurate simulator, used in QFlex.
  ☆14Feb 9, 2026Updated last week
• mariobadr / statistical-simulation

  View on GitHub
  Multiple approaches to statistical simulation for computer architects
  ☆15Jun 1, 2020Updated 5 years ago
• zeal4u / PMP

  View on GitHub
  About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.
  ☆14Mar 1, 2023Updated 2 years ago
• mjyan0720 / InvisiSpec-1.0

  View on GitHub
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆61Apr 27, 2020Updated 5 years ago
• yousei-github / ChampSim-Ramulator

  View on GitHub
  A simulator integrates ChampSim and Ramulator.
  ☆19Aug 18, 2025Updated 5 months ago
• miaochenlu / arch_sec_papers

  View on GitHub
  ☆16Mar 18, 2025Updated 10 months ago
• wshenyi / EECS-470-FinalProject

  View on GitHub
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆16Sep 27, 2022Updated 3 years ago
• limengming / gem5

  View on GitHub
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆15Mar 23, 2022Updated 3 years ago
• Myrrolinz / ChampSim

  View on GitHub
  The final project of NKU 2022 Computer Architecture. 南开大学2022体系结构大作业。
  ☆10Sep 25, 2023Updated 2 years ago
• gururaj-s / cleanupspec

  View on GitHub
  CleanupSpec (MICRO-2019)
  ☆16Oct 22, 2020Updated 5 years ago
• hadibrais / archsim

  View on GitHub
  A survey on architectural simulators focused on CPU caches.
  ☆16Feb 8, 2020Updated 6 years ago
• hpsresearchgroup / scarab

  View on GitHub
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆83Sep 8, 2025Updated 5 months ago
• shinezyy / gem5_data_proc

  View on GitHub
  data preprocessing scripts for gem5 output
  ☆19May 23, 2025Updated 8 months ago
• car3s / IPCP_ISCA2020

  View on GitHub
  Source codes for "Bouquet of Instruction Pointers"
  ☆17Nov 4, 2020Updated 5 years ago
• alin1popa / prefetch-cpu-simulator

  View on GitHub
  CPU simulator to showcase the speed improvement of prefetching instructions
  ☆18Aug 16, 2020Updated 5 years ago
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Updated this week
• SabaJamilan / Profile-Guided-Software-Prefetching

  View on GitHub
  ☆26Jul 19, 2022Updated 3 years ago
• gururaj-s / streamline

  View on GitHub
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆22Feb 18, 2021Updated 4 years ago
• CMU-SAFARI / Pythia

  View on GitHub
  A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…
  ☆159Mar 25, 2025Updated 10 months ago
• amdprefetch / amd-prefetch-attacks

  View on GitHub
  ☆30Feb 20, 2024Updated last year
• FPSG-UIUC / Peek-a-Walk

  View on GitHub
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆32Jul 2, 2025Updated 7 months ago
• tastynoob / aura-core

  View on GitHub
  "aura" my super-scalar O3 cpu core
  ☆25May 25, 2024Updated last year
• cgvwzq / cachequery

  View on GitHub
  HW interface for memory caches
  ☆28Apr 21, 2020Updated 5 years ago
• ucb-bar / shuttle

  View on GitHub
  A Rocket-based RISC-V superscalar in-order core
  ☆38Oct 5, 2025Updated 4 months ago
• AnthonyHaozeZhu / Computer-networks

  View on GitHub
  本人在南开大学学习计算机网络时所写的实验作业
  ☆24Nov 1, 2022Updated 3 years ago
• zhaijw18 / mcpat-calib-public

  View on GitHub
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆31May 12, 2023Updated 2 years ago