VHDL Implementation of AES Algorithm
☆95Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for AES-VHDL
Users that are interested in AES-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- A list of VHDL codes implementing cryptographic algorithms☆29Nov 29, 2021Updated 4 years ago
- Attacks on Jarvis and Friday☆10Oct 9, 2019Updated 6 years ago
- Tools to optimize small functions, such as S-boxes, for several criteria using SAT solvers☆30Jul 13, 2017Updated 9 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆10Apr 18, 2017Updated 9 years ago
- ☆33Jul 15, 2026Updated last month
- Hardware designs for fault detection☆23Apr 13, 2020Updated 6 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- A Sage interface for FGb (Gröbner basis computations)☆39Feb 1, 2026Updated 6 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆13Oct 7, 2019Updated 6 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆224Jun 22, 2026Updated last month
- A lecture on quantum computing and symmetric-key cryptography at Chinese Academy of Sciences☆16Nov 19, 2020Updated 5 years ago
- ☆11Jan 24, 2019Updated 7 years ago
- Base project for the MicroZed☆30Feb 26, 2021Updated 5 years ago
- Reference code for the Simeck family of block ciphers☆15Jun 21, 2015Updated 11 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- ☆20Dec 13, 2019Updated 6 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- A package for Sublime Text that aids coding in the VHDL language.☆42Aug 18, 2023Updated 2 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 12 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 6 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆461Dec 29, 2025Updated 7 months ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- An easy to use tool for evaluating the security of cryptographic algorithms against integral attacks.☆25Jan 20, 2019Updated 7 years ago
- VHDL Implementation☆15Oct 9, 2014Updated 11 years ago
- Style guide enforcement for VHDL☆249Jul 24, 2026Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- GitHub Mirror of RecPack: Experimentation Toolkit for Top-N Recommendation (see https://gitlab.com/recpack-maintainers/recpack)☆22Dec 11, 2023Updated 2 years ago