VHDL Implementation of AES Algorithm
☆94Jul 29, 2021Updated 4 years ago
Alternatives and similar repositories for AES-VHDL
Users that are interested in AES-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A list of VHDL codes implementing cryptographic algorithms☆29Nov 29, 2021Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL☆19Jan 4, 2020Updated 6 years ago
- Attacks on Jarvis and Friday☆10Oct 9, 2019Updated 6 years ago
- LaTeX class for the IACR Transactions on Symmetric Cryptology☆40Aug 6, 2024Updated last year
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Apr 18, 2017Updated 9 years ago
- ☆33Jun 2, 2026Updated last month
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- A Sage interface for FGb (Gröbner basis computations)☆39Feb 1, 2026Updated 5 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆13Oct 7, 2019Updated 6 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 9 months ago
- A lecture on quantum computing and symmetric-key cryptography at Chinese Academy of Sciences☆16Nov 19, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆220Jun 22, 2026Updated last week
- ☆11Jan 24, 2019Updated 7 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- ☆14Mar 3, 2021Updated 5 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- Base project for the MicroZed☆30Feb 26, 2021Updated 5 years ago
- ☆20Dec 13, 2019Updated 6 years ago
- Reference code for the Simeck family of block ciphers☆15Jun 21, 2015Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- A package for Sublime Text that aids coding in the VHDL language.☆42Aug 18, 2023Updated 2 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 6 years ago
- A new heuristic to optimize implementations of linear matrices☆20Jan 2, 2023Updated 3 years ago
- Misc. FPGA Projects☆16Apr 29, 2026Updated 2 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆451Dec 29, 2025Updated 6 months ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 6 months ago
- An easy to use tool for evaluating the security of cryptographic algorithms against integral attacks.☆25Jan 20, 2019Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Style guide enforcement for VHDL☆245Jun 19, 2026Updated 2 weeks ago