VHDL Implementation of AES Algorithm
☆95Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for AES-VHDL
Users that are interested in AES-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- A list of VHDL codes implementing cryptographic algorithms☆29Nov 29, 2021Updated 4 years ago
- Attacks on Jarvis and Friday☆10Oct 9, 2019Updated 6 years ago
- Tools to optimize small functions, such as S-boxes, for several criteria using SAT solvers☆30Jul 13, 2017Updated 9 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Apr 18, 2017Updated 9 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- A Sage interface for FGb (Gröbner basis computations)☆39Feb 1, 2026Updated 7 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- ☆13Oct 7, 2019Updated 6 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆226Jun 22, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A lecture on quantum computing and symmetric-key cryptography at Chinese Academy of Sciences☆16Nov 19, 2020Updated 5 years ago
- ☆11Jan 24, 2019Updated 7 years ago
- ☆14Mar 3, 2021Updated 5 years ago
- Reference code for the Simeck family of block ciphers☆15Jun 21, 2015Updated 11 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 5 months ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆29Mar 11, 2022Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A package for Sublime Text that aids coding in the VHDL language.☆42Aug 18, 2023Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 6 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆463Dec 29, 2025Updated 8 months ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Sep 4, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 9 months ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 10 years ago
- An easy to use tool for evaluating the security of cryptographic algorithms against integral attacks.☆25Jan 20, 2019Updated 7 years ago
- VHDL Implementation☆15Oct 9, 2014Updated 11 years ago
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- GitHub Mirror of RecPack: Experimentation Toolkit for Top-N Recommendation (see https://gitlab.com/recpack-maintainers/recpack)☆22Dec 11, 2023Updated 2 years ago