VHDL Implementation of AES Algorithm
☆95Jul 29, 2021Updated 5 years ago
Alternatives and similar repositories for AES-VHDL
Users that are interested in AES-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A list of VHDL codes implementing cryptographic algorithms☆29Nov 29, 2021Updated 4 years ago
- Library for DP83630 and DP83640 modified to be used with FreeRTOS☆14Nov 18, 2013Updated 12 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Tools to optimize small functions, such as S-boxes, for several criteria using SAT solvers☆30Jul 13, 2017Updated 9 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Apr 18, 2017Updated 9 years ago
- ☆33Jul 15, 2026Updated last month
- Hardware designs for fault detection☆23Apr 13, 2020Updated 6 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- A Sage interface for FGb (Gröbner basis computations)☆39Feb 1, 2026Updated 7 months ago
- ☆13Oct 7, 2019Updated 6 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 11 months ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A lecture on quantum computing and symmetric-key cryptography at Chinese Academy of Sciences☆16Nov 19, 2020Updated 5 years ago
- ☆14Mar 3, 2021Updated 5 years ago
- Base project for the MicroZed☆30Feb 26, 2021Updated 5 years ago
- Reference code for the Simeck family of block ciphers☆15Jun 21, 2015Updated 11 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- ☆20Dec 13, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- A package for Sublime Text that aids coding in the VHDL language.☆42Aug 18, 2023Updated 3 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- An intelligent video surveillance system that flags suspicious activities.☆14Jul 28, 2017Updated 9 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆462Dec 29, 2025Updated 8 months ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jun 18, 2021Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 8 months ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 10 years ago
- An easy to use tool for evaluating the security of cryptographic algorithms against integral attacks.☆25Jan 20, 2019Updated 7 years ago
- Style guide enforcement for VHDL☆253Jul 24, 2026Updated last month
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago