VHDL Implementation of AES Algorithm
☆93Jul 29, 2021Updated 4 years ago
Alternatives and similar repositories for AES-VHDL
Users that are interested in AES-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A list of VHDL codes implementing cryptographic algorithms☆27Nov 29, 2021Updated 4 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL☆19Jan 4, 2020Updated 6 years ago
- Attacks on Jarvis and Friday☆10Oct 9, 2019Updated 6 years ago
- LaTeX class for the IACR Transactions on Symmetric Cryptology☆39Aug 6, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆10Apr 18, 2017Updated 9 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- A Sage interface for FGb (Gröbner basis computations)☆38Feb 1, 2026Updated 3 months ago
- ☆13Oct 7, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆46Nov 3, 2025Updated 6 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆220May 7, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware designs for fault detection☆21Apr 13, 2020Updated 6 years ago
- ☆11Jan 24, 2019Updated 7 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- ☆14Mar 3, 2021Updated 5 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- Base project for the MicroZed☆30Feb 26, 2021Updated 5 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- ☆20Dec 13, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Reference code for the Simeck family of block ciphers☆15Jun 21, 2015Updated 10 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆21Mar 7, 2024Updated 2 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- A package for Sublime Text that aids coding in the VHDL language.☆42Aug 18, 2023Updated 2 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Misc. FPGA Projects☆15Apr 29, 2026Updated 3 weeks ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- A simple SHA-256 implementation in VHDL☆23Oct 15, 2018Updated 7 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆439Dec 29, 2025Updated 4 months ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 5 months ago
- My dotfiles.☆12Oct 10, 2025Updated 7 months ago