VHDL Implementation of AES Algorithm
☆91Jul 29, 2021Updated 4 years ago
Alternatives and similar repositories for AES-VHDL
Users that are interested in AES-VHDL are comparing it to the libraries listed below
Sorting:
- A list of VHDL codes implementing cryptographic algorithms☆27Nov 29, 2021Updated 4 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆44Nov 3, 2025Updated 4 months ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- ☆13Mar 3, 2021Updated 5 years ago
- Tools to optimize small functions, such as S-boxes, for several criteria using SAT solvers☆27Jul 13, 2017Updated 8 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Library for DP83630 and DP83640 modified to be used with FreeRTOS☆14Nov 18, 2013Updated 12 years ago
- Hardware designs for fault detection☆19Apr 13, 2020Updated 5 years ago
- A Sage interface for FGb (Gröbner basis computations)☆39Feb 1, 2026Updated last month
- ☆18Sep 16, 2020Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- A new heuristic to optimize implementations of linear matrices☆19Jan 2, 2023Updated 3 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 5 months ago
- ☆21Aug 9, 2024Updated last year
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 5 years ago
- ☆12Oct 7, 2019Updated 6 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆22Oct 8, 2021Updated 4 years ago
- VHDL extension for visual studio code☆20Mar 25, 2025Updated 11 months ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- MILP-based Differential Attack on Round-Reduced GIFT☆19Dec 9, 2018Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- An abstract language model of VHDL written in Python.☆62Jan 28, 2026Updated last month
- A package for Sublime Text that aids coding in the VHDL language.☆42Aug 18, 2023Updated 2 years ago
- ☆20Dec 13, 2019Updated 6 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆25Mar 11, 2022Updated 3 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Jan 6, 2023Updated 3 years ago
- [On pause] [WIP] RMK - Rust keyboard firmware, inspired by QMK and KMK.☆19Jul 27, 2023Updated 2 years ago
- Matlab/Simulink interface. Easily create Simulink models from a Matlab script.☆23Jul 13, 2020Updated 5 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- VHDL Modules☆24Mar 16, 2015Updated 10 years ago