Alternatives and similar repositories for AES-VHDL:

Users that are interested in AES-VHDL are comparing it to the libraries listed below

• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆163Updated this week
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆56Updated 4 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆26Updated 3 years ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated last week
• ovpanait / zynq-aes
  AES hardware engine for Xilinx Zynq platform
  ☆31Updated 3 years ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆128Updated 3 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆39Updated 7 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆133Updated 2 years ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆33Updated 2 months ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆122Updated 6 years ago
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆75Updated 4 years ago
• jamieiles / uart
  Verilog UART
  ☆163Updated 11 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated this week
• efard / DSPHDL
  ☆41Updated last year
• k0nze / zedboard_axi4_master_burst_example
  Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)
  ☆43Updated 7 years ago
• thasti / fft
  synthesizable FFT IP block for FPGA designs
  ☆32Updated 6 years ago
• OVGN / OpenHBMC
  Open-source high performance AXI4-based HyperRAM memory controller
  ☆74Updated 2 years ago
• HDLForBeginners / Examples
  ☆93Updated last year
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆102Updated last year
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆34Updated last year
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆64Updated last week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 3 months ago
• ATaylorCEngFIET / Mastering-MicroBlaze
  Slides and lab instructions for the mastering MicroBlaze session
  ☆35Updated 2 years ago
• dpretet / cdc
  Repository gathering basic modules for CDC purpose
  ☆53Updated 5 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 8 months ago
• suoto / fpga_cores
  ☆33Updated 2 years ago
• ttchisholm / 10g-low-latency-ethernet
  10G Low Latency Ethernet
  ☆53Updated last year
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆60Updated 2 years ago
• russdill / bch_verilog
  Verilog based BCH encoder/decoder
  ☆119Updated 2 years ago