SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
☆31Sep 10, 2020Updated 5 years ago
Alternatives and similar repositories for serv_soc
Users that are interested in serv_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AGRV2K裸奔测 试工程☆29Jan 5, 2024Updated 2 years ago
- Nitro USB FPGA core☆87Mar 1, 2026Updated last month
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Small breadboard friendly STM32 (eventually other mcu's too) eval boards with exposed JTAG and SWD for the use with Black Magic Probe!☆19Oct 30, 2016Updated 9 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- PS3604L Panel firmware☆14Mar 25, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Documentation and tools related to DECA FPGA board☆22Jan 14, 2024Updated 2 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- ☆18May 24, 2021Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Code for the Kaggle crowdflower competition☆13Dec 16, 2016Updated 9 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- AGM bitstream utilities and decoded files from Supra☆51Aug 9, 2025Updated 8 months ago
- ☆25Sep 12, 2021Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆49Oct 24, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- A set of R scripts to visualize and analyze bias in the polls☆24Sep 21, 2013Updated 12 years ago
- Additional OLED Display for scooter using xbot (nerch) components like ESA 5000 1919 1950 iWat Road R9 Extreme ...☆14Jan 20, 2020Updated 6 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆31Apr 7, 2026Updated 3 weeks ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- WiPhone daughterboard schematic and PCB layout footprint for Eagle.☆11May 8, 2020Updated 5 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Deep neural network implemented with gnumpy/cudamat☆16Dec 9, 2013Updated 12 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆85Oct 6, 2022Updated 3 years ago
- A simple javascript game. Includes core game concepts such as taking keyboard input, detecting the edge of the screen and the game loop.☆11Oct 17, 2021Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago