SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
☆31Sep 10, 2020Updated 5 years ago
Alternatives and similar repositories for serv_soc
Users that are interested in serv_soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- High performance narrow-band receiver. Most of the important parts are fabbed in the US. The superH is a 480MHz STM32H743 based SDR cap…☆18Jul 26, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- AGRV2K裸奔测试工程☆29Jan 5, 2024Updated 2 years ago
- Nitro USB FPGA core☆87Mar 1, 2026Updated 3 months ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Compiler for micro C written in erlang.☆18Feb 20, 2013Updated 13 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- ☆18May 24, 2021Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Very simple MicroPython module to use a generic 64Mbit PSRAM (ie Adafruit 4677) with a Raspberry Pi Pico (RP2040)☆14Jun 10, 2021Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- AGM bitstream utilities and decoded files from Supra☆52Aug 9, 2025Updated 10 months ago
- ☆25Sep 12, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Embedded Erlang project☆18Mar 1, 2011Updated 15 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆50Oct 24, 2021Updated 4 years ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆31Jun 2, 2024Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆34Apr 7, 2026Updated 2 months ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆88Oct 6, 2022Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- SAR ADC on tiny tapeout☆51Jan 29, 2025Updated last year
- spi memory controller☆24Jan 5, 2017Updated 9 years ago