DaveBerkeley / serv_socLinks
SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
☆31Updated 4 years ago
Alternatives and similar repositories for serv_soc
Users that are interested in serv_soc are comparing it to the libraries listed below
Sorting:
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- PicoRV☆44Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- ☆63Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Naive Educational RISC V processor☆83Updated 7 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Small footprint and configurable SPI core☆42Updated last week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆22Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago