DaveBerkeley / serv_soc
SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
☆29Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for serv_soc
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆84Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- PicoRV☆43Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- Bitstream relocation and manipulation tool.☆40Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- Extensible FPGA control platform☆54Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- ☆63Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- ☆36Updated 2 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆21Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆27Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year