SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
☆31Sep 10, 2020Updated 5 years ago
Alternatives and similar repositories for serv_soc
Users that are interested in serv_soc are comparing it to the libraries listed below
Sorting:
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- High performance narrow-band receiver. Most of the important parts are fabbed in the US. The superH is a 480MHz STM32H743 based SDR cap…☆18Jul 26, 2022Updated 3 years ago
- RISC-V vector extension ISA simulation☆17Jun 11, 2019Updated 6 years ago
- AGRV2K裸奔测试工程☆29Jan 5, 2024Updated 2 years ago
- Nitro USB FPGA core☆86Mar 1, 2026Updated 2 weeks ago
- ☆17Aug 16, 2023Updated 2 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Small breadboard friendly STM32 (eventually other mcu's too) eval boards with exposed JTAG and SWD for the use with Black Magic Probe!☆19Oct 30, 2016Updated 9 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Documentation and tools related to DECA FPGA board☆22Jan 14, 2024Updated 2 years ago
- PS3604L Panel firmware☆14Mar 10, 2026Updated last week
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- ☆18May 24, 2021Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Very simple MicroPython module to use a generic 64Mbit PSRAM (ie Adafruit 4677) with a Raspberry Pi Pico (RP2040)☆14Jun 10, 2021Updated 4 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- AGM bitstream utilities and decoded files from Supra☆51Aug 9, 2025Updated 7 months ago
- ☆25Sep 12, 2021Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆29Jun 2, 2024Updated last year
- Additional OLED Display for scooter using xbot (nerch) components like ESA 5000 1919 1950 iWat Road R9 Extreme ...☆13Jan 20, 2020Updated 6 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆27Mar 24, 2025Updated 11 months ago
- Cheapest UAC2 using STM32F407+USB3300☆21Feb 26, 2025Updated last year
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Apr 9, 2013Updated 12 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago