DaveBerkeley / serv_soc
SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
☆29Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for serv_soc
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 9 months ago
- CMod-S6 SoC☆36Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- PicoRV☆43Updated 4 years ago
- A padring generator for ASICs☆22Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Bitstream relocation and manipulation tool.☆39Updated last year
- FPGA250 aboard the eFabless Caravel☆27Updated 3 years ago
- Small footprint and configurable SPI core☆39Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆44Updated this week
- Open Processor Architecture☆26Updated 8 years ago
- RISC-V processor☆28Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 6 months ago
- Spen's Official OpenOCD Mirror☆47Updated 8 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- ☆43Updated last year
- ☆40Updated 4 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆21Updated 2 years ago