DaveBerkeley / serv_socLinks
SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
☆31Updated 4 years ago
Alternatives and similar repositories for serv_soc
Users that are interested in serv_soc are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆52Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Wishbone interconnect utilities☆41Updated 4 months ago
- ☆41Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Virtual Development Board☆60Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- PicoRV☆44Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 8 years ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- Open Processor Architecture☆26Updated 9 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆63Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- ☆33Updated 2 years ago