VLSIDA / pufferyLinks
Tools for PUF analysis
☆11Updated 3 years ago
Alternatives and similar repositories for puffery
Users that are interested in puffery are comparing it to the libraries listed below
Sorting:
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆21Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- ☆13Updated 10 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- APB Logic☆18Updated 6 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- Hardware Formal Verification☆15Updated 4 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- ☆12Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago