kole-huang / picorv32_soc
picorv32_soc, simulation env, FPGA, boot code, RTOS
☆15Updated 6 years ago
Alternatives and similar repositories for picorv32_soc:
Users that are interested in picorv32_soc are comparing it to the libraries listed below
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- 国产VU13P加速卡资料☆70Updated last month
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- ☆58Updated 2 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- USB 1.1 PHY☆11Updated 10 years ago
- ☆30Updated 8 years ago
- ☆85Updated last month
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 5 months ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆124Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆20Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Ethernet switch implementation written in Verilog☆46Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆43Updated last year
- turbo 8051☆29Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 5 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Verilog PCI express components☆22Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago