Alternatives and similar repositories for llvm-project:

Users that are interested in llvm-project are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated this week
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆74Updated 3 weeks ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated 2 weeks ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• rems-project / rmem
  rmem public repo
  ☆41Updated 7 months ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated 3 weeks ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated this week
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆39Updated 2 years ago
• kristerw / smtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆73Updated last week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆126Updated 5 years ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆54Updated last year
• jiezhoucs / must-read
  Lists of must-read papers (mainly security papers)
  ☆28Updated 5 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆45Updated this week
• regehr / opt-fuzz
  llvm opt fuzzer and bounded exhaustive test generator
  ☆39Updated 2 years ago
• compiler-tree-technologies / cil
  Generates CIL MLIR dialect from C/C++ source.
  ☆32Updated 4 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 7 months ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆20Updated 4 months ago
• dsw / delta
  Delta assists you in minimizing "interesting" files subject to a test of their interestingness.
  ☆28Updated 3 years ago
• Mrktn / ccg
  CCG is a random C Code Generator
  ☆43Updated 2 years ago
• kristerw / pysmtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆36Updated last year
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆138Updated 4 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆33Updated 3 weeks ago
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆83Updated this week
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆43Updated 2 months ago