CTSRD-CHERI / llvm-project
Fork of LLVM adding CHERI support
☆50Updated this week
Alternatives and similar repositories for llvm-project:
Users that are interested in llvm-project are comparing it to the libraries listed below
- QEMU with support for CHERI☆55Updated this week
- Easily build and run CHERI related projects☆69Updated 2 weeks ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆42Updated last week
- Example implementation of Arm's Architecture Specification Language (ASL)☆114Updated 5 years ago
- CHERI-RISC-V model written in Sail☆56Updated this week
- CHERI C/C++ Programming Guide☆29Updated last year
- llvm opt fuzzer and bounded exhaustive test generator☆39Updated 2 years ago
- Learning exercises for CHERI☆19Updated 3 months ago
- Tools to process ARM's Machine Readable Architecture Specification☆126Updated 5 years ago
- rmem public repo☆41Updated 6 months ago
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆38Updated 2 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆74Updated this week
- Symbolic execution tool for Sail ISA specifications☆64Updated 2 weeks ago
- Verification of BPF JIT compilers☆54Updated last year
- Semantic model for aspects of ELF static linking and DWARF debug information☆43Updated last month
- Some experiments with SMT solvers and GIMPLE IR☆72Updated this week
- Testing processors with Random Instruction Generation☆30Updated last week
- Working Draft of the RISC-V J Extension Specification☆173Updated this week
- Some experiments with SMT solvers and GIMPLE IR☆36Updated last year
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆39Updated 2 years ago
- A verification tool for many memory models☆81Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- CCG is a random C Code Generator☆43Updated 2 years ago
- Semantics of x86-64 in K☆145Updated 4 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆173Updated this week
- A translation validation framework for MLIR☆78Updated 2 months ago
- Lists of must-read papers (mainly security papers)☆28Updated 4 months ago
- RISC-V Security Model☆29Updated this week
- GNU Superoptimizer Version 2☆25Updated 3 years ago