CTSRD-CHERI / llvm-projectLinks
Fork of LLVM adding CHERI support
☆55Updated this week
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- QEMU with support for CHERI☆58Updated 3 weeks ago
- Easily build and run CHERI related projects☆75Updated this week
- Example implementation of Arm's Architecture Specification Language (ASL)☆117Updated 5 years ago
- CHERI C/C++ Programming Guide☆32Updated 2 months ago
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆40Updated 2 years ago
- rmem public repo☆43Updated last month
- CHERI-RISC-V model written in Sail☆60Updated last week
- Semantic model for aspects of ELF static linking and DWARF debug information☆44Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆80Updated this week
- Example implementation of Arm's Architecture Specification Language (ASL)☆43Updated last week
- Some experiments with SMT solvers and GIMPLE IR☆73Updated this week
- Verification of BPF JIT compilers☆55Updated last year
- A verification tool for many memory models☆94Updated this week
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆180Updated this week
- Learning exercises for CHERI☆21Updated 8 months ago
- CHERI ISA Specification☆24Updated 11 months ago
- Symbolic execution tool for Sail ISA specifications☆73Updated this week
- Delta assists you in minimizing "interesting" files subject to a test of their interestingness.☆31Updated 3 years ago
- No-assurance libraries for rapid-prototyping of seL4 apps.☆55Updated 3 weeks ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆74Updated this week
- UB-aware interpreter for LLVM debugging☆29Updated this week
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 3 months ago
- Some experiments with SMT solvers and GIMPLE IR☆38Updated last year
- Working Draft of the RISC-V J Extension Specification☆187Updated last month
- Tools to process ARM's Machine Readable Architecture Specification☆131Updated 5 years ago
- Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …☆142Updated 4 years ago
- Automatic detection of speculative information flows☆68Updated 3 years ago
- Verification and optimization tool for concurrent code☆25Updated 2 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆87Updated this week
- Semantics of x86-64 in K☆156Updated 5 years ago