CTSRD-CHERI / llvm-projectLinks
Fork of LLVM adding CHERI support
☆57Updated last week
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- QEMU with support for CHERI☆59Updated this week
- Easily build and run CHERI related projects☆80Updated last week
- Tools to process ARM's Machine Readable Architecture Specification☆133Updated 5 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆88Updated 3 months ago
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆41Updated 2 years ago
- rmem public repo☆48Updated 4 months ago
- CHERI-RISC-V model written in Sail☆64Updated 2 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆44Updated 2 weeks ago
- CHERI C/C++ Programming Guide☆36Updated 3 weeks ago
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆188Updated last week
- Some experiments with SMT solvers and GIMPLE IR☆75Updated 2 weeks ago
- Symbolic execution tool for Sail ISA specifications☆78Updated 3 weeks ago
- Working Draft of the RISC-V J Extension Specification☆191Updated last month
- A verification tool for many memory models☆101Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated 2 weeks ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆24Updated 3 weeks ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆79Updated last week
- Assembly super-optimization via constraint solving☆222Updated last week
- Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …☆143Updated 5 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆48Updated 6 months ago
- llvm opt fuzzer and bounded exhaustive test generator☆40Updated 2 years ago
- Verification of BPF JIT compilers☆56Updated 2 years ago
- Learning exercises for CHERI☆20Updated 3 months ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- Embedded Universal DSL: a good DSL for us, by us☆45Updated this week
- UB-aware interpreter for LLVM debugging☆31Updated 2 weeks ago
- Some experiments with SMT solvers and GIMPLE IR☆39Updated 2 years ago
- An LLVM IR dataset for data-driven compiler optimization research☆65Updated this week
- The website for freeCompilerCamp's classroom tutorials, using Github Pages.☆31Updated 3 years ago
- Semantics of x86-64 in K☆159Updated 5 years ago