Alternatives and similar repositories for llvm-project

Users that are interested in llvm-project are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated 2 weeks ago
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆83Updated this week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated 3 weeks ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆39Updated this week
• rems-project / rmem
  rmem public repo
  ☆48Updated 7 months ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆136Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 5 months ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆50Updated 3 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated this week
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆42Updated 3 years ago
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 5 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆192Updated this week
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆26Updated last week
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆106Updated this week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last week
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆148Updated 5 years ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆25Updated 3 months ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆57Updated 2 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆82Updated last week
• lfi-project / lfi
  Top-level repository for LFI: Practical, Efficient, and Secure Software-based Sandboxing
  ☆93Updated last month
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆79Updated 3 months ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆137Updated last year
• dsw / delta
  Delta assists you in minimizing "interesting" files subject to a test of their interestingness.
  ☆33Updated 3 years ago
• martin-cs / symfpu
  A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point
  ☆50Updated last month
• kframework / X86-64-semantics
  Semantics of x86-64 in K
  ☆164Updated 5 years ago
• spectector / spectector
  Automatic detection of speculative information flows
  ☆75Updated 4 years ago
• kristerw / smtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆78Updated this week
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆31Updated 2 months ago
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆50Updated 5 months ago