CTSRD-CHERI / llvm-project
Fork of LLVM adding CHERI support
☆51Updated last week
Alternatives and similar repositories for llvm-project:
Users that are interested in llvm-project are comparing it to the libraries listed below
- QEMU with support for CHERI☆58Updated this week
- Easily build and run CHERI related projects☆74Updated this week
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated 2 weeks ago
- CHERI-RISC-V model written in Sail☆58Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆78Updated last month
- rmem public repo☆41Updated last week
- CHERI C/C++ Programming Guide☆31Updated last month
- Some experiments with SMT solvers and GIMPLE IR☆73Updated this week
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆39Updated 2 years ago
- Verification of BPF JIT compilers☆54Updated last year
- Symbolic execution tool for Sail ISA specifications☆66Updated last week
- Learning exercises for CHERI☆21Updated 5 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- A collection of (public) notes on assorted topics☆75Updated 2 weeks ago
- llvm opt fuzzer and bounded exhaustive test generator☆39Updated 2 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆126Updated 5 years ago
- The website for freeCompilerCamp's classroom tutorials, using Github Pages.☆32Updated 3 years ago
- Microkit - A simple operating system framework for the seL4 microkernel☆113Updated this week
- Semantic model for aspects of ELF static linking and DWARF debug information☆43Updated 3 months ago
- Some experiments with SMT solvers and GIMPLE IR☆36Updated last year
- Generates CIL MLIR dialect from C/C++ source.☆32Updated 4 years ago
- UB-aware interpreter for LLVM debugging☆26Updated last week
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆41Updated 5 years ago
- Working Draft of the RISC-V J Extension Specification☆182Updated last month
- A verification tool for many memory models☆86Updated this week
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Automatic detection of speculative information flows☆67Updated 3 years ago
- No-assurance libraries for rapid-prototyping of seL4 apps.☆52Updated this week
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago