CTSRD-CHERI / llvm-projectView external linksLinks
Fork of LLVM adding CHERI support
☆64Updated this week
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- Easily build and run CHERI related projects☆86Updated this week
- QEMU with support for CHERI☆64Updated this week
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆205Updated this week
- Learning exercises for CHERI☆21Jun 30, 2025Updated 7 months ago
- CHERI C/C++ Programming Guide☆40Feb 7, 2026Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Updated this week
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆42Dec 11, 2022Updated 3 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated last month
- ☆11Dec 23, 2025Updated last month
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Fork of apple/swift with modifications to the stdlib to use in a bare metal kernel for use with swift-project1. See KERNEL_LIB.md for det…☆15Dec 6, 2025Updated 2 months ago
- Fork of Rust adding CHERI support☆13Apr 10, 2025Updated 10 months ago
- A runtime-independent crate for transforming Wasm-DWARF☆12Mar 11, 2020Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- Type qualifiers for C☆16Sep 21, 2011Updated 14 years ago
- Refinement type checking and inference tool for Rust☆16Feb 7, 2026Updated last week
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 7 months ago
- CN separation logic refinement type system for C☆44Feb 3, 2026Updated last week
- Sail code model of the CHERIoT ISA☆48Feb 3, 2026Updated last week
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Updated this week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Mental model for unsafe in Rust☆18Feb 10, 2025Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆119Aug 26, 2025Updated 5 months ago
- ☆18Jul 26, 2024Updated last year
- Turning Your Computer Into a GPS Tracker With Apple Maps☆18Feb 6, 2024Updated 2 years ago
- Experiment to attempt to build Apple's dyld tools.☆63May 29, 2020Updated 5 years ago
- ☆17Mar 26, 2025Updated 10 months ago
- SafeInit protects software from uninitialized read vulnerabilities - code released for NDSS 2017☆26May 5, 2021Updated 4 years ago
- Tiny and portable device tree parser, written in C.☆22Jan 27, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆97Updated this week
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Working Draft of the RISC-V J Extension Specification☆193Dec 23, 2025Updated last month
- Delta Pointers: Buffer Overflow Checks Without the Checks (EuroSys'18)☆56May 24, 2022Updated 3 years ago