Alternatives and similar repositories for llvm-project

Users that are interested in llvm-project are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated this week
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆78Updated last week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆133Updated 5 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆34Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆87Updated 2 months ago
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆41Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated 2 months ago
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆182Updated last week
• rems-project / rmem
  rmem public repo
  ☆47Updated 3 months ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆55Updated 2 years ago
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆100Updated this week
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆44Updated this week
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆31Updated this week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated this week
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆142Updated 5 years ago
• kristerw / smtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆75Updated this week
• martin-cs / symfpu
  A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point
  ☆48Updated 6 months ago
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆49Updated last month
• MPI-SWS / genmc
  Generic model checker for concurrent C programs (mirror repository)
  ☆156Updated last month
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆279Updated this week
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆78Updated 2 months ago
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆20Updated 2 months ago
• regehr / opt-fuzz
  llvm opt fuzzer and bounded exhaustive test generator
  ☆40Updated 2 years ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated this week
• kframework / X86-64-semantics
  Semantics of x86-64 in K
  ☆158Updated 5 years ago
• slothy-optimizer / slothy
  Assembly super-optimization via constraint solving
  ☆216Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆132Updated last year