Alternatives and similar repositories for qemu

Users that are interested in qemu are comparing it to the libraries listed below

• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆63Updated this week
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆85Updated 2 weeks ago
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 7 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆91Updated 3 weeks ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆40Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆202Updated this week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆138Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Updated last week
• rems-project / rmem
  rmem public repo
  ☆49Updated 8 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆42Updated 3 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆26Updated last week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆34Updated this week
• spectector / spectector
  Automatic detection of speculative information flows
  ☆75Updated 4 years ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆136Updated 6 years ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆54Updated 4 months ago
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆31Updated 5 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last month
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆126Updated 2 weeks ago
• flowyroll / uarchsec
  ☆48Updated 7 years ago
• larkmjc / riscv-meta
  RISC-V Instruction Set Metadata
  ☆42Updated 7 years ago
• bwickman97 / ffmalloc
  ☆52Updated 3 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆82Updated 2 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆58Updated 2 years ago
• uw-unsat / serval-sosp19
  This repo contains the artifact for our SOSP'19 paper on Serval
  ☆32Updated 6 years ago
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 5 years ago
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆56Updated 4 years ago