CTSRD-CHERI / qemu
QEMU with support for CHERI
☆58Updated last week
Alternatives and similar repositories for qemu:
Users that are interested in qemu are comparing it to the libraries listed below
- Fork of LLVM adding CHERI support☆51Updated this week
- Easily build and run CHERI related projects☆74Updated this week
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆39Updated 2 years ago
- CHERI-RISC-V model written in Sail☆58Updated last month
- Learning exercises for CHERI☆21Updated 4 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆77Updated last month
- rmem public repo☆41Updated 7 months ago
- CHERI ISA Specification☆24Updated 8 months ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 5 years ago
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆175Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated 2 weeks ago
- Verification of BPF JIT compilers☆54Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆123Updated 6 months ago
- CHERI C/C++ Programming Guide☆31Updated 2 weeks ago
- Intra-Unikernel Isolation with Intel Memory Protection Keys☆12Updated 4 years ago
- Risc-V hypervisor for TEE development☆110Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆31Updated 3 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated this week
- Automatic detection of speculative information flows☆67Updated 3 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- LFI: Practical, Efficient, and Secure Software-based Sandboxing☆63Updated this week
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 3 years ago
- Virtualisation platform using CHERI for isolation and sharing☆35Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- No-assurance libraries for rapid-prototyping of seL4 apps.☆52Updated last week
- PTLsim and QEMU based Computer Architecture Research Simulator☆128Updated 3 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆13Updated this week
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆32Updated last year