CTSRD-CHERI / qemuLinks
QEMU with support for CHERI
☆63Updated 2 weeks ago
Alternatives and similar repositories for qemu
Users that are interested in qemu are comparing it to the libraries listed below
Sorting:
- Fork of LLVM adding CHERI support☆60Updated last week
- Easily build and run CHERI related projects☆83Updated last week
- Learning exercises for CHERI☆21Updated 5 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated 3 weeks ago
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆192Updated this week
- CHERI C/C++ Programming Guide☆39Updated this week
- rmem public repo☆48Updated 7 months ago
- CHERI ISA Specification☆26Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆93Updated this week
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆42Updated 3 years ago
- ☆52Updated 3 years ago
- Top-level repository for LFI: Practical, Efficient, and Secure Software-based Sandboxing☆93Updated last month
- Automatic detection of speculative information flows☆75Updated 4 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆50Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated this week
- RISC-V Security Model☆34Updated last week
- Working Draft of the RISC-V J Extension Specification☆191Updated 2 months ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Updated 6 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆136Updated 5 years ago
- Verification of BPF JIT compilers☆57Updated 2 years ago
- Risc-V hypervisor for TEE development☆126Updated 6 months ago
- ☆46Updated 3 years ago
- RISC-V Instruction Set Metadata☆42Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- A tool to enable fuzzing for Spectre vulnerabilities☆31Updated 5 years ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆144Updated 4 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆56Updated 4 years ago
- No-assurance libraries for rapid-prototyping of seL4 apps.☆56Updated 5 months ago