Alternatives and similar repositories for qemu

Users that are interested in qemu are comparing it to the libraries listed below

• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆56Updated this week
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆77Updated this week
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆41Updated 2 years ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆119Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated last month
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆87Updated last month
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated 3 weeks ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆131Updated 11 months ago
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆181Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆34Updated 3 weeks ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆44Updated 2 months ago
• rems-project / rmem
  rmem public repo
  ☆46Updated 3 months ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆133Updated 5 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated this week
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆55Updated 2 years ago
• spectector / spectector
  Automatic detection of speculative information flows
  ☆68Updated 4 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆121Updated 2 months ago
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆30Updated 5 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• bwickman97 / ffmalloc
  ☆52Updated 3 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆41Updated last month
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆44Updated 5 years ago
• FPSG-UIUC / lotr
  Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"
  ☆142Updated 4 years ago
• cacheaudit / cacheaudit
  A Tool for the Static Analysis of Cache Side Channels
  ☆41Updated 8 years ago
• seL4 / seL4_libs
  No-assurance libraries for rapid-prototyping of seL4 apps.
  ☆55Updated 3 weeks ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆77Updated this week
• lfi-project / lfi
  Top-level repository for LFI: Practical, Efficient, and Secure Software-based Sandboxing
  ☆87Updated 3 weeks ago