CTSRD-CHERI / qemuLinks
QEMU with support for CHERI
☆61Updated last week
Alternatives and similar repositories for qemu
Users that are interested in qemu are comparing it to the libraries listed below
Sorting:
- Fork of LLVM adding CHERI support☆59Updated 2 weeks ago
- Easily build and run CHERI related projects☆82Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆89Updated last week
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆42Updated 2 years ago
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆188Updated this week
- CHERI-RISC-V model written in Sail☆65Updated 4 months ago
- Learning exercises for CHERI☆20Updated 4 months ago
- CHERI C/C++ Programming Guide☆38Updated last month
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- rmem public repo☆48Updated 5 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- Working Draft of the RISC-V J Extension Specification☆191Updated 3 weeks ago
- Automatic detection of speculative information flows☆72Updated 4 years ago
- CHERI ISA Specification☆24Updated last month
- Verification of BPF JIT compilers☆57Updated 2 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆49Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Updated last week
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆45Updated 5 years ago
- ☆52Updated 3 years ago
- RISC-V Security Model☆33Updated last week
- Tools to process ARM's Machine Readable Architecture Specification☆135Updated 5 years ago
- Sail code model of the CHERIoT ISA☆48Updated last week
- A tool to enable fuzzing for Spectre vulnerabilities☆31Updated 5 years ago
- Top-level repository for LFI: Practical, Efficient, and Secure Software-based Sandboxing☆91Updated last week
- No-assurance libraries for rapid-prototyping of seL4 apps.☆55Updated 3 months ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Updated 6 years ago
- A Tool for the Static Analysis of Cache Side Channels☆41Updated 8 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆25Updated last week
- A secure, fast, and adaptable OS based on the seL4 microkernel☆152Updated this week
- HW interface for memory caches☆28Updated 5 years ago