Alternatives and similar repositories for qemu:

Users that are interested in qemu are comparing it to the libraries listed below

• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆74Updated this week
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆51Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated last month
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆40Updated 2 years ago
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 5 months ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated last week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated last month
• rems-project / rmem
  rmem public repo
  ☆41Updated this week
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆175Updated this week
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆35Updated last week
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 8 months ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 7 years ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆54Updated last year
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 3 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆19Updated 4 years ago
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆30Updated 5 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated last month
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆28Updated this week
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆54Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆46Updated this week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆126Updated 5 years ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆124Updated 6 months ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• mit-pdos / ward
  ☆31Updated 3 years ago
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆37Updated 9 months ago
• andreas-abel / XED-to-XML
  XML representation of the x86 instruction set
  ☆28Updated this week
• zyedidia / lfi
  LFI: Practical, Efficient, and Secure Software-based Sandboxing
  ☆63Updated this week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆35Updated 2 weeks ago