Alternatives and similar repositories for qemu:

Users that are interested in qemu are comparing it to the libraries listed below

• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆74Updated this week
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated 3 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 5 months ago
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆39Updated 2 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 9 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated last month
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆79Updated last week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆29Updated last week
• riscv-admin / uarch-side-channels
  ☆16Updated 4 months ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated 3 weeks ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated last month
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆30Updated 5 years ago
• rems-project / rmem
  rmem public repo
  ☆41Updated 3 weeks ago
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆179Updated this week
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆16Updated last week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆112Updated last week
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆15Updated last week
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆54Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated 3 weeks ago
• uw-unsat / serval
  ☆47Updated 3 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆19Updated 4 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆37Updated last month
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆37Updated 2 weeks ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago