CTSRD-CHERI / qemu
QEMU with support for CHERI
☆58Updated 2 weeks ago
Alternatives and similar repositories for qemu:
Users that are interested in qemu are comparing it to the libraries listed below
- Easily build and run CHERI related projects☆74Updated this week
- Fork of LLVM adding CHERI support☆51Updated this week
- CHERI-RISC-V model written in Sail☆58Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆77Updated last month
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆40Updated 2 years ago
- Learning exercises for CHERI☆21Updated 5 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- rmem public repo☆41Updated this week
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆175Updated this week
- Sail code model of the CHERIoT ISA☆35Updated last week
- CHERI ISA Specification☆24Updated 8 months ago
- The BERI and CHERI processor and hardware platform☆50Updated 7 years ago
- Verification of BPF JIT compilers☆54Updated last year
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 3 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 5 years ago
- CHERI C/C++ Programming Guide☆31Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- Tool to Analyze Speculative Execution Attacks and Mitigations☆54Updated 3 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆46Updated this week
- Tools to process ARM's Machine Readable Architecture Specification☆126Updated 5 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆124Updated 6 months ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- ☆31Updated 3 years ago
- Virtualisation platform using CHERI for isolation and sharing☆37Updated 9 months ago
- XML representation of the x86 instruction set☆28Updated this week
- LFI: Practical, Efficient, and Secure Software-based Sandboxing☆63Updated this week
- Testing processors with Random Instruction Generation☆35Updated 2 weeks ago