QEMU with support for CHERI
☆67Apr 11, 2026Updated last week
Alternatives and similar repositories for qemu
Users that are interested in qemu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning exercises for CHERI☆21Jun 30, 2025Updated 9 months ago
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 9 months ago
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆208Updated this week
- Fork of LLVM adding CHERI support☆69Apr 10, 2026Updated last week
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Apr 1, 2026Updated 2 weeks ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆52Mar 21, 2026Updated 3 weeks ago
- CHERI C/C++ Programming Guide☆64Feb 7, 2026Updated 2 months ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆44Dec 11, 2022Updated 3 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Virtualisation platform using CHERI for isolation and sharing☆40Jun 5, 2024Updated last year
- RISC-V Security Model☆34Apr 2, 2026Updated 2 weeks ago
- A minimal runtime for seL4 applications.☆14Mar 31, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Feb 24, 2026Updated last month
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- tenjint is a Python 3-based platform for virtual machine introspection (VMI) on x86 and ARM. This is main Python 3 tenjint library.☆11Feb 9, 2021Updated 5 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆68Apr 7, 2026Updated last week
- MapGuard is a library that enforces a security policy for mmap based page allocations.☆21Dec 14, 2025Updated 4 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 4 months ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 9 years ago
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 3 months ago
- ☆21Mar 1, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆22Nov 12, 2020Updated 5 years ago
- ☆13Jan 13, 2021Updated 5 years ago
- Patches and instructions for enabling KVM on the Nvidia Jetson AGX Xavier☆14Jun 14, 2020Updated 5 years ago
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆11Jun 28, 2024Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23May 9, 2019Updated 6 years ago
- Regular expression Search on the command-line☆16Mar 31, 2025Updated last year
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- ☆17Apr 7, 2026Updated last week
- Lab Mouse Security research pertaining to RISC-V☆11May 13, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Stress-SGX is a fork of stress-ng that allows to put Intel SGX enclaves under high load.☆16Aug 21, 2018Updated 7 years ago
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 3 years ago
- ☆14Nov 11, 2025Updated 5 months ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Meeting materials☆23Apr 8, 2026Updated last week
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Apr 8, 2026Updated last week
- ☆22Jul 16, 2022Updated 3 years ago