QEMU with support for CHERI
☆65Feb 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for qemu
Users that are interested in qemu are comparing it to the libraries listed below
Sorting:
- Learning exercises for CHERI☆21Jun 30, 2025Updated 8 months ago
- Easily build and run CHERI related projects☆90Updated this week
- CHERI-RISC-V model written in Sail☆65Jul 10, 2025Updated 7 months ago
- Fork of LLVM adding CHERI support☆68Updated this week
- CHERI ISA Specification☆26Jan 22, 2026Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Mar 1, 2026Updated last week
- CHERI C/C++ Programming Guide☆60Feb 7, 2026Updated last month
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Feb 24, 2026Updated last week
- A minimal runtime for seL4 applications.☆14Mar 17, 2025Updated 11 months ago
- Regular expression Search on the command-line☆16Mar 31, 2025Updated 11 months ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.☆18Jun 16, 2025Updated 8 months ago
- Berkeley Lab Checkpoint/Restart for Linux☆12May 26, 2017Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- Tools for testing C compilers for the correct handling of volatile objects.☆31Jul 18, 2014Updated 11 years ago
- tenjint is a Python 3-based platform for virtual machine introspection (VMI) on x86 and ARM. This is main Python 3 tenjint library.☆11Feb 9, 2021Updated 5 years ago
- ☆17Nov 22, 2025Updated 3 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Mach-O file format support for FreeBSD (image activation, etc)☆16Apr 12, 2016Updated 9 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- RISC-V Security Model☆34Updated this week
- Virtualisation platform using CHERI for isolation and sharing☆40Jun 5, 2024Updated last year
- ☆17Mar 17, 2022Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- Python wrapper for the Windows CDB Debugger☆20Feb 9, 2022Updated 4 years ago
- The ravynOS Wiki.☆22Oct 28, 2024Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- MapGuard is a library that enforces a security policy for mmap based page allocations.☆21Dec 14, 2025Updated 2 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- NOVA userland☆49Jan 6, 2014Updated 12 years ago
- ☆27Oct 19, 2018Updated 7 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23May 9, 2019Updated 6 years ago
- NOVA runtime environment (official branch)☆35Jul 1, 2021Updated 4 years ago
- IDA AArch64 processor extender extension: Adding support for ARMv8.5 memory tagging extension opcodes☆26Jul 6, 2020Updated 5 years ago
- simple radare2 rap:// server☆26Sep 13, 2016Updated 9 years ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆49Feb 20, 2023Updated 3 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆66Dec 18, 2025Updated 2 months ago
- ☆22Nov 12, 2020Updated 5 years ago