CTSRD-CHERI / qemu
QEMU with support for CHERI
☆54Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for qemu
- Easily build and run CHERI related projects☆68Updated 3 weeks ago
- Fork of LLVM adding CHERI support☆49Updated this week
- CHERI-RISC-V model written in Sail☆55Updated last week
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆36Updated last year
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆71Updated last month
- Learning exercises for CHERI☆18Updated last month
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆111Updated 2 months ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 4 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆110Updated 5 years ago
- XML representation of the x86 instruction set☆27Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆85Updated this week
- Automatic detection of speculative information flows☆66Updated 3 years ago
- rmem public repo☆40Updated 3 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆36Updated 2 years ago
- CHERI ISA Specification☆23Updated 4 months ago
- ☆30Updated 2 years ago
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆169Updated this week
- Verification of BPF JIT compilers☆54Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆43Updated this week
- Testing processors with Random Instruction Generation☆29Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆22Updated this week
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- CHERI C/C++ Programming Guide☆30Updated last year
- Risc-V hypervisor for TEE development☆99Updated last year
- COATCheck☆12Updated 6 years ago
- ☆17Updated 2 years ago
- Symbolic execution tool for Sail ISA specifications☆62Updated last month
- LFI: Practical, Efficient, and Secure Software-based Sandboxing☆45Updated this week
- Sled System Emulator☆28Updated 2 weeks ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆32Updated 2 years ago