Alternatives and similar repositories for PetaLinux

Users that are interested in PetaLinux are comparing it to the libraries listed below

• riscv-non-isa / riscv-semihosting
  ☆32Updated last week
• starfive-tech / VisionFive
  ☆96Updated 3 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆157Updated last week
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆108Updated 9 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆172Updated this week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆111Updated this week
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 6 months ago
• riscv / riscv-aia
  ☆99Updated 3 weeks ago
• eembc / coremark-pro
  Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…
  ☆214Updated last year
• riscv / docs-dev-guide
  Documentation developer guide
  ☆122Updated 3 weeks ago
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆36Updated this week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆80Updated last week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆154Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆226Updated 3 weeks ago
• riscvarchive / riscv-code-size-reduction
  ☆148Updated last year
• intel / fpga-npu
  ☆238Updated last year
• XUANTIE-RV / csi-nn2
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆97Updated last year
• aifoundry-org / et-platform
  ET Accelerator Firmware and Runtime
  ☆34Updated last week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆223Updated 3 weeks ago
• schorrm / arm2riscv
  Arm AArch64 to RISC-V Transpiler
  ☆35Updated 5 years ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 5 years ago
• riscv-android-src / riscv-android
  ☆72Updated 2 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆187Updated this week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆117Updated 6 months ago
• ROCm / rocAL
  The AMD rocAL is designed to efficiently decode and process images and videos from a variety of storage formats and modify them through a…
  ☆23Updated last week
• riscv-software-src / riscof
  ☆102Updated 5 months ago
• riscv / docs-resources
  ☆46Updated last week
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆50Updated last year