Basic Verilog Ethernet core and C driver functions
☆12Nov 11, 2026Updated this week
Alternatives and similar repositories for iob-eth
Users that are interested in iob-eth are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Coarse Grained Reconfigurable Array Generator☆22Sep 16, 2026Updated last month
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated 3 weeks ago
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Sep 16, 2026Updated last month
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated last month
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- UART 16550 core☆45Jul 17, 2014Updated 12 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- ☆14Nov 5, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- ☆20Dec 21, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Verilog source code for book: Computer Architecture Tutorial☆27Oct 12, 2021Updated 5 years ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- WebUSB FTDI Driver☆28Apr 8, 2023Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 8 years ago
- 3D fractal renderer written in TypeScript☆11Nov 18, 2024Updated last year
- "Structured programming" macros for Gnu Assembler (gas)☆17Feb 23, 2026Updated 8 months ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆14Jun 16, 2026Updated 4 months ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- RISCV CPU implementation in SystemVerilog☆33Nov 7, 2026Updated last week
- CheesecakeOS for Raspberry Pi Volume 0: Booting, Processes, and Virtual Memory☆12Aug 2, 2021Updated 5 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆12Jul 9, 2018Updated 8 years ago
- ☆13May 29, 2013Updated 13 years ago
- ARM11 group project; Atanas G., Norbert P., Daniel Z., Levente K.: MARIO KART☆13Mar 9, 2019Updated 7 years ago
Are these results useful?