Alternatives and similar repositories for CSIM

Users that are interested in CSIM are comparing it to the libraries listed below

• ruykaji / lefdef-python
  Python iterface for Cadence LEF/DEF parser.
  ☆20Updated last year
• OSCC-Project / iEDA
  ☆381Updated this week
• pkuzjx / EDA-wiki
  EDA wiki
  ☆129Updated 3 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆149Updated 2 months ago
• ncsu-eda / FreePDK3
  ☆150Updated 3 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆105Updated last year
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆92Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆74Updated last week
• Ravenslofty / librecell
  ☆24Updated 4 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆92Updated 3 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆171Updated last month
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆179Updated 5 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆50Updated 5 months ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆28Updated this week
• esl-epfl / 3d-ice
  3D-ICE Official github repository
  ☆23Updated 2 years ago
• EECS150 / asic_labs_fa21
  ☆24Updated 3 years ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆30Updated 2 weeks ago
• ucb-art / bag
  BAG framework
  ☆29Updated 6 months ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆82Updated last month
• The-OpenROAD-Project / asap7
  ☆170Updated 3 months ago
• uvahotspot / HotSpot
  HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.
  ☆114Updated last year
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆97Updated 3 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆81Updated this week
• NVlabs / INSTA
  ☆59Updated last week
• liangrj2014 / ISPD24_contest
  ☆20Updated 5 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• sandarm-1 / Gm_over_Id_methodology
  Gm over Id methodology
  ☆24Updated 3 years ago
• parallaxsw / OpenSTA
  ☆71Updated this week
• ABKGroup / PROBE3.0
  ☆44Updated last year
• vaughnbetz / COFFE
  ☆42Updated 9 months ago