redchenjs / neopixel_led_controller_max10Links
NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器
☆12Updated 3 years ago
Alternatives and similar repositories for neopixel_led_controller_max10
Users that are interested in neopixel_led_controller_max10 are comparing it to the libraries listed below
Sorting:
- 蚂蚁S9矿板移植pynq2.5☆28Updated 4 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆11Updated last year
- SEA-S7_gesture recognition☆16Updated 4 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆28Updated 9 years ago
- [UAV] - [STM32F103] - 6 Axes sensor MPU6050 - Quaternion & Euler Angles Compute - PID Controller☆12Updated 8 years ago
- Open source zynq platform☆18Updated 7 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- ☆18Updated 3 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆32Updated 7 years ago
- ☆39Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- ☆25Updated 3 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 3 years ago
- asr6505 sdk,支持标准lorwan协议。☆19Updated 4 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- PulseRain RISC-V board manager package for Arduino IDE☆13Updated 3 years ago
- YuzukiNezha D1s is a SOM based on Allwinner D1s☆15Updated 3 years ago
- USB 1.1 PHY☆11Updated 11 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- ☆28Updated 4 years ago
- PN432 driver for STM32 using CMSIS☆13Updated 9 years ago
- GoAI 2.0 Public Repository☆25Updated 3 years ago
- Testbenches for HDL projects☆19Updated this week
- FPGA CryptoNight V7 Minner☆30Updated 5 years ago
- ☆10Updated 3 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆31Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated last year