redchenjs / neopixel_led_controller_max10Links
NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器
☆12Updated 4 years ago
Alternatives and similar repositories for neopixel_led_controller_max10
Users that are interested in neopixel_led_controller_max10 are comparing it to the libraries listed below
Sorting:
- SEA-S7_gesture recognition☆17Updated 5 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆29Updated 10 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆16Updated last year
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- USB 1.1 PHY☆11Updated 11 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆34Updated 4 years ago
- [UAV] - [STM32F103] - 6 Axes sensor MPU6050 - Quaternion & Euler Angles Compute - PID Controller☆12Updated 9 years ago
- an sata controller using smallest resource.☆17Updated 11 years ago
- SW SDR☆44Updated 2 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 5 years ago
- minimal code to access ps DDR from PL☆22Updated 6 years ago
- ☆25Updated 4 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 7 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 5 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Updated 2 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆94Updated 2 weeks ago
- Simple mono FM Radio.☆49Updated 9 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆33Updated 8 years ago
- 标准视频时序生成器☆10Updated 5 years ago
- 蚂蚁S9矿板移植pynq2.5☆37Updated 5 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 10 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆52Updated last year
- ☆34Updated 4 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 11 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 9 years ago
- ☆40Updated 5 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Updated 4 years ago
- USB-PD-3.1-Verilog☆17Updated last year