redchenjs / neopixel_led_controller_max10Links
NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器
☆12Updated 3 years ago
Alternatives and similar repositories for neopixel_led_controller_max10
Users that are interested in neopixel_led_controller_max10 are comparing it to the libraries listed below
Sorting:
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 7 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆29Updated 10 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- ☆25Updated 4 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆15Updated last year
- USB 1.1 PHY☆11Updated 11 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆28Updated 5 years ago
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆26Updated 3 years ago
- ☆40Updated 5 years ago
- [UAV] - [STM32F103] - 6 Axes sensor MPU6050 - Quaternion & Euler Angles Compute - PID Controller☆12Updated 9 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆33Updated 8 years ago
- The directory to save GD32VF103 DataSheets☆18Updated 5 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆52Updated last year
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- 这是一个基于杰杰大佬mqttclient进行封装的精 简调用接口版本,进一步降低了使用者的门槛,杰杰大佬的Github: https://github.com/jiejieTop/mqttclient)☆16Updated 3 years ago
- ☆21Updated 10 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- L2 R6: WCH 120MHz RISC-V3A USB3.0 SoC (CH569)☆16Updated 2 years ago
- RS-485 / CDBUS JPEG Camera☆19Updated 2 months ago
- A usb FPGA board based Logic analyzer (逻辑分析仪)☆17Updated 3 years ago
- 标准视频时序生成器☆10Updated 5 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- ☆14Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆14Updated 5 years ago
- ☆14Updated 6 years ago
- USB to RS-485 (CDBUS) Converter☆36Updated last week