rbshi / elstm
☆7Updated last year
Alternatives and similar repositories for elstm
Users that are interested in elstm are comparing it to the libraries listed below
Sorting:
- ☆35Updated 4 years ago
- ☆30Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 4 months ago
- ☆29Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆27Updated 6 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆16Updated 7 years ago
- Processing in Memory Emulation☆20Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆27Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆25Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated 2 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- ☆71Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- A DSL for Systolic Arrays☆79Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago