nandland / memoryLinks
Single Port RAM, Dual Port RAM, FIFO
☆28Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- A series of CORDIC related projects☆120Updated last year
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated 2 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- UART models for cocotb☆32Updated 3 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆71Updated last month
- Verilog digital signal processing components☆159Updated 3 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆45Updated 8 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- Verilog wishbone components☆124Updated last year
- I2C models for cocotb☆38Updated 3 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 9 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆36Updated 9 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- ☆110Updated 2 years ago
- I2C controller core☆47Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆70Updated 5 years ago
- Control and Status Register map generator for HDL projects☆128Updated 6 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Verilog SPI master and slave☆62Updated 9 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆76Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆76Updated 3 years ago
- I2C Master Verilog module☆34Updated 6 months ago