Single Port RAM, Dual Port RAM, FIFO
☆33May 17, 2022Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆332Aug 22, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆64Jul 14, 2021Updated 4 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆14Jun 22, 2022Updated 3 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Convert Verilog to a Hardcaml design☆19Jan 15, 2026Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Creating virtual serial ports using socat☆14Aug 25, 2011Updated 14 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆50Mar 1, 2026Updated 3 weeks ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- 本科学习资料备份☆12Mar 23, 2020Updated 5 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- I2C Slave Interface (Vhdl)☆26Feb 21, 2022Updated 4 years ago
- This is a detailed SystemVerilog course☆143Mar 4, 2025Updated last year
- FMesh is a Meshtastic TUI chat interface for text-mode consoles.☆15Apr 15, 2025Updated 11 months ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated 7 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 4 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A simple UHF CW beacon forked from Alexander Sholohov RA9YER github☆13Nov 9, 2024Updated last year
- Hardcaml Circuits☆22Jan 15, 2026Updated 2 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆25Sep 30, 2022Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆28Jan 27, 2026Updated last month
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- ☆14Aug 2, 2017Updated 8 years ago