Single Port RAM, Dual Port RAM, FIFO
☆34May 17, 2022Updated 4 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆340Aug 22, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆230May 11, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Feb 16, 2023Updated 3 years ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 3 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆66Jul 14, 2021Updated 4 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆11Jun 11, 2018Updated 7 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆51Dec 29, 2025Updated 4 months ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 7 years ago
- ☆14Jun 22, 2022Updated 3 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Convert Verilog to a Hardcaml design☆19May 15, 2026Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 6 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆55Mar 1, 2026Updated 2 months ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A personal project exploring how to model, simulate, and predict missile trajectories☆13Nov 26, 2025Updated 5 months ago
- 本科学习资料备份☆12Mar 23, 2020Updated 6 years ago
- I2C Slave Interface (Vhdl)☆27Feb 21, 2022Updated 4 years ago
- This repository contains some functions to simulate and processing weather radar signal. It's focused on ground clutter cancellation. Adv…☆13Nov 6, 2018Updated 7 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- This is a detailed SystemVerilog course☆155Mar 4, 2025Updated last year
- Source Code for Deepwave Digital Webinars☆13Aug 4, 2020Updated 5 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- I2C Master FSM (vhdl)☆12Jun 8, 2016Updated 9 years ago
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆15Sep 7, 2021Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 6 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆12Dec 12, 2019Updated 6 years ago
- useReducer for Vue.js.☆11Jan 6, 2023Updated 3 years ago