Single Port RAM, Dual Port RAM, FIFO
☆32May 17, 2022Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆328Aug 22, 2023Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆221May 11, 2024Updated last year
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆13Jul 24, 2022Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- I2C Slave Interface (Vhdl)☆25Feb 21, 2022Updated 4 years ago
- A Text-Based Game Engine Made for Python☆15Aug 30, 2023Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 5 months ago
- ☆13Jan 23, 2024Updated 2 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Feb 23, 2026Updated last week
- I2C models for cocotb☆41Sep 7, 2025Updated 5 months ago
- Digital predistortion with sample selection methods.☆20Oct 1, 2019Updated 6 years ago
- Python 3+ csv file validation framework☆12Oct 2, 2022Updated 3 years ago
- Restaurant of The Future Abstract-: Changing the tradition of human waiters, the bot delivers delicious food to you. The project uses mob…☆17Mar 19, 2018Updated 7 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆34Updated this week
- Web user interface for controlling a CATS Radio (https://cats.radio) node☆10Nov 30, 2024Updated last year
- New generation of State Chart Autocoder written completely in Python☆12Feb 11, 2026Updated 2 weeks ago
- bare minimum chess program☆11Sep 16, 2020Updated 5 years ago
- MCP22100 python driver☆11Dec 13, 2024Updated last year
- I2C Master FSM (vhdl)☆12Jun 8, 2016Updated 9 years ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- A client-server based file transfer program using UDP and TCP written in Python.☆10Apr 13, 2015Updated 10 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- My scripts for modifying sewing and fabric patterns☆11Oct 1, 2018Updated 7 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Mar 29, 2021Updated 4 years ago
- This is a detailed SystemVerilog course☆136Mar 4, 2025Updated 11 months ago
- Mobile C Resources☆11Dec 21, 2018Updated 7 years ago
- A pythonic library to parse /proc/mdstat file☆14Feb 7, 2026Updated 3 weeks ago
- FMesh is a Meshtastic TUI chat interface for text-mode consoles.☆15Apr 15, 2025Updated 10 months ago
- Native port of Life Force for the NES to the SNES☆20Jun 22, 2025Updated 8 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- A fast and simple Django-based CMS for developers and tech enthusiasts.☆12Updated this week
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- CircuitPython module for the MCP4725 12-bit digital to analog converter.☆11Oct 20, 2025Updated 4 months ago
- Minimal working examples of Docker's features.☆12Aug 31, 2022Updated 3 years ago