Single Port RAM, Dual Port RAM, FIFO
☆34May 17, 2022Updated 4 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆341Aug 22, 2023Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆232May 11, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 3 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆67Jul 14, 2021Updated 4 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- ☆14Jun 22, 2022Updated 4 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- Convert Verilog to a Hardcaml design☆22May 18, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆57Mar 1, 2026Updated 4 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆34May 17, 2020Updated 6 years ago
- Creating virtual serial ports using socat☆14Aug 25, 2011Updated 14 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- A personal project exploring how to model, simulate, and predict missile trajectories☆13Nov 26, 2025Updated 7 months ago
- 本科学习资料备份☆12Mar 23, 2020Updated 6 years ago
- This repository contains some functions to simulate and processing weather radar signal. It's focused on ground clutter cancellation. Adv…☆13Nov 6, 2018Updated 7 years ago
- This is a detailed SystemVerilog course☆161Mar 4, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Source Code for Deepwave Digital Webinars☆13Aug 4, 2020Updated 5 years ago
- FMesh is a Meshtastic TUI chat interface for text-mode consoles.☆15Apr 15, 2025Updated last year
- Introduction to MIMO-FMCW Radar with MATLAB Examples☆11Aug 25, 2023Updated 2 years ago
- I2C Master FSM (vhdl)☆12Jun 8, 2016Updated 10 years ago
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆16Sep 7, 2021Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 7 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- VHDL implementation of CCSDS123 compression standard☆10Mar 30, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Very simple Linux audio recording using Alsa☆11Aug 25, 2020Updated 5 years ago
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆12Dec 12, 2019Updated 6 years ago
- useReducer for Vue.js.☆11Jan 6, 2023Updated 3 years ago
- Hardcaml Circuits☆25May 18, 2026Updated last month
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆25Sep 30, 2022Updated 3 years ago
- ☆14Aug 2, 2017Updated 8 years ago