nandland / memoryLinks
Single Port RAM, Dual Port RAM, FIFO
☆27Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆66Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- UART models for cocotb☆30Updated last month
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- A series of CORDIC related projects☆115Updated 10 months ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 2 weeks ago
- Verilog SPI master and slave☆59Updated 9 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- I2C models for cocotb☆37Updated last month
- Extensible FPGA control platform☆61Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 7 months ago
- Verilog UART☆183Updated 12 years ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- ☆74Updated 3 years ago