nandland / memoryLinks
Single Port RAM, Dual Port RAM, FIFO
☆24Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- JESD204b modules in VHDL☆30Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- 1G eth UDP / IP Stack☆9Updated 10 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- ☆32Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- I2C controller core☆43Updated 2 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Ethernet 10GE MAC☆45Updated 10 years ago