nandland / memoryLinks
Single Port RAM, Dual Port RAM, FIFO
☆27Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- UART models for cocotb☆29Updated last week
- I2C Master Verilog module☆34Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog digital signal processing components☆155Updated 2 years ago
- I2C models for cocotb☆36Updated last week
- Interface Protocol in Verilog☆50Updated 6 years ago
- UART -> AXI Bridge☆62Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆156Updated 6 months ago
- Many peripherals in Verilog ready to use☆39Updated 8 months ago
- ☆103Updated 2 years ago
- A series of CORDIC related projects☆113Updated 10 months ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated last week
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆61Updated 4 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆45Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- ☆74Updated 3 years ago
- Control and Status Register map generator for HDL projects☆127Updated 3 months ago
- Extensible FPGA control platform☆62Updated 2 years ago