nandland / memoryLinks
Single Port RAM, Dual Port RAM, FIFO
☆26Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Verilog digital signal processing components☆151Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A series of CORDIC related projects☆110Updated 9 months ago
- Various utilities for working with FPGAs☆14Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- I2C Master Verilog module☆35Updated 2 months ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- Many peripherals in Verilog ready to use☆38Updated 8 months ago
- I2C models for cocotb☆35Updated 5 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago