Single Port RAM, Dual Port RAM, FIFO
☆34May 17, 2022Updated 4 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆341Aug 22, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆231May 11, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆17Feb 16, 2023Updated 3 years ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 3 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Web user interface for controlling a CATS Radio (https://cats.radio) node☆10Nov 30, 2024Updated last year
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆11Jun 11, 2018Updated 8 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆53Jun 4, 2026Updated last week
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- Convert Verilog to a Hardcaml design☆22May 18, 2026Updated 3 weeks ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆56Mar 1, 2026Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 6 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- 本科学习资料备份☆12Mar 23, 2020Updated 6 years ago
- I2C Slave Interface (Vhdl)☆27Feb 21, 2022Updated 4 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This is a detailed SystemVerilog course☆159Mar 4, 2025Updated last year
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- FMesh is a Meshtastic TUI chat interface for text-mode consoles.☆15Apr 15, 2025Updated last year
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated 10 months ago
- I2C Master FSM (vhdl)☆12Jun 8, 2016Updated 10 years ago
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆16Sep 7, 2021Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 7 months ago
- Hardcaml Circuits☆24May 18, 2026Updated 3 weeks ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Very simple Linux audio recording using Alsa☆11Aug 25, 2020Updated 5 years ago
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆12Dec 12, 2019Updated 6 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- useReducer for Vue.js.☆11Jan 6, 2023Updated 3 years ago
- ☆11Nov 21, 2018Updated 7 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆30Apr 16, 2026Updated last month