nandland / memoryLinks
Single Port RAM, Dual Port RAM, FIFO
☆31Updated 3 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below
Sorting:
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 4 months ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Verilog digital signal processing components☆170Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- I2C models for cocotb☆40Updated 5 months ago
- UART -> AXI Bridge☆70Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 3 months ago
- UART models for cocotb☆33Updated 5 months ago
- A collection of phase locked loop (PLL) related projects☆116Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- A series of CORDIC related projects☆121Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Updated 11 months ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last week
- Extensible FPGA control platform☆61Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Updated 11 months ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Updated 3 years ago
- I2C controller core☆48Updated 3 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Updated 8 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- An implementation of the CORDIC algorithm in Verilog.☆109Updated 7 years ago