Single Port RAM, Dual Port RAM, FIFO
☆34May 17, 2022Updated 4 years ago
Alternatives and similar repositories for memory
Users that are interested in memory are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆349Aug 22, 2023Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Web user interface for controlling a CATS Radio (https://cats.radio) node☆10Nov 30, 2024Updated last year
- ☆12Jun 11, 2018Updated 8 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 7 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Creating virtual serial ports using socat☆14Aug 25, 2011Updated 15 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- cryptographic keystream generators in pure Verilog.☆53Updated this week
- Very simple Linux audio recording using Alsa☆11Aug 25, 2020Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 3 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- I2C Slave Interface (Vhdl)☆27Feb 21, 2022Updated 4 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated last year
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- I2C Master FSM (vhdl)☆12Jun 8, 2016Updated 10 years ago
- A simple UHF CW beacon forked from Alexander Sholohov RA9YER github☆13Nov 9, 2024Updated last year
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆17Sep 7, 2021Updated 5 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆27Sep 30, 2022Updated 4 years ago
- ADF4351锁相环系统和驱动程序☆12Feb 27, 2020Updated 6 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- ☆14Aug 2, 2017Updated 9 years ago
- This is a C version of the SCF code found in Appendix B of Modern Quantum Chemistry, An Introduction to Electronic Structure Theory by A.…☆10Jan 1, 2019Updated 7 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 11 months ago
- Hardcaml Circuits☆28Jul 10, 2026Updated 3 months ago