rainyhello / PCI_ELinks
PCI_Express总线经典书籍
☆24Updated 3 years ago
Alternatives and similar repositories for PCI_E
Users that are interested in PCI_E are comparing it to the libraries listed below
Sorting:
- ☆196Updated 3 months ago
- Chinese Translation on <PCI Express Technology Comprehensive Guide to Generations 1.x, 2.x and 3.0> by Mindshare Mindshare☆314Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆641Updated last year
- Collect some IC textbooks for learning.☆147Updated 2 years ago
- Documentation for XiangShan☆418Updated this week
- ☆168Updated 3 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆971Updated 2 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆765Updated last week
- The Ultra-Low Power RISC-V Core☆1,540Updated 9 months ago
- AXI协议规范中文翻译版☆153Updated 3 years ago
- OpenXuantie - OpenC910 Core☆1,288Updated last year
- RISC-V SystemC-TLM simulator☆311Updated 6 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆408Updated last year
- The RIFFA development repository☆838Updated last year
- OpenXuantie - OpenE902 Core☆152Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- commit rtl and build cosim env☆35Updated last year
- Verilog PCI express components☆1,377Updated last year
- ☆43Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆208Updated 2 years ago
- 在vscode上的数字设计开发插件☆382Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆97Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 9 months ago
- OpenXuantie - OpenC906 Core☆357Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- automatic-verilog based on vimscript☆266Updated last year
- CPU Design Based on RISCV ISA☆117Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆249Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆441Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆492Updated 3 years ago