Alternatives and similar repositories for PCI_E

Users that are interested in PCI_E are comparing it to the libraries listed below

• ljgibbslf / Chinese-Translation-of-PCI-Express-Technology-
  Chinese Translation on <PCI Express Technology Comprehensive Guide to Generations 1.x, 2.x and 3.0> by Mindshare Mindshare
  ☆359Updated 2 years ago
• DawnCarol / microarch
  ☆214Updated 2 weeks ago
• RV-BOSC / OpenNoC
  ☆217Updated 6 months ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆861Updated last week
• WeitaoZhu / PCI_Express
  PCI_Express总线经典书籍
  ☆89Updated 3 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆432Updated this week
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆757Updated 2 years ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆181Updated 3 years ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆168Updated 2 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆61Updated 4 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆113Updated 3 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆193Updated last year
• Advanced-Microelectronics-Group / OpenC910_Modified
  commit rtl and build cosim env
  ☆36Updated last year
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,046Updated this week
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆171Updated 3 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆393Updated 2 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆72Updated 3 years ago
• ljgibbslf / SM3_core
  ☆144Updated 5 years ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆335Updated 2 months ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆25Updated 7 months ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆121Updated 3 months ago
• OSCPU / ysyxSoC
  ☆91Updated 3 months ago
• tastynoob / ritter-soc
  a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
  ☆23Updated 2 years ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆153Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• SI-RISCV / hbird-e-sdk
  Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
  ☆112Updated 4 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆282Updated 2 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆371Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆237Updated 2 years ago
• OpenXiangShan / XS-Verilog-Library
  ☆47Updated 3 years ago