Alternatives and similar repositories for Audio_Time_Freq_Process_and_Trans

Users that are interested in Audio_Time_Freq_Process_and_Trans are comparing it to the libraries listed below

• nmikstas / fpga-filter-implementation
  FIR and LMS filter implementations in FPGAs
  ☆14Updated 6 years ago
• mukyuuhate / SoundLocation
  基于pynq-z2的声源定位系统
  ☆14Updated 5 years ago
• LindaYeyeye / Asynchronous-Fifo
  asynchronous fifo based on verilog
  ☆14Updated 3 years ago
• maxs-well / LMS-sound-filtering-by-Verilog
  LMS sound filtering by Verilog
  ☆43Updated 5 years ago
• IA-C-Lab-Fudan / KWS-SoC
  This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.
  ☆54Updated 5 years ago
• nobmaste / QH_Learning_Resources
  ☆12Updated 5 months ago
• TEDddr / Adap-WTD
  自适应的小波阈值降噪
  ☆13Updated 2 years ago
• minhna1112 / AdaptiveFilter-LMS-Verilog
  Class Project - Digital Signal Processing
  ☆15Updated 4 years ago
• vipinkmenon / neuralNetwork
  ☆302Updated last year
• qiujianben / Active-Noise-Control---DSP2017
  A project on Digital Signal Processing as a part of B.Tech Sem VI
  ☆26Updated 8 years ago
• flytt-away / FPGA-Video-Capture
  2023集创赛紫光同创杯一等奖项目
  ☆146Updated 2 years ago
• Lexiang-Shen / LeNet-5-on-FPGA
  本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。
  ☆36Updated last year
• Jiajun-Ji / 2023-7th-China-College-IC-Competition-AWCloud-Cup
  2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition
  ☆15Updated last year
• Floatkyun / Ultra-Vision
  2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）
  ☆85Updated 10 months ago
• yiwangchunyu / AI-RISC
  Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects
  ☆15Updated 4 years ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆159Updated 4 years ago
• BigPig-Bro / udp_gmii_ov5640
  本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。
  ☆62Updated 2 years ago
• DexWen / LMS-Adaptive-filter
  LMS-Adaptive Filter implement using verilog and Matlab
  ☆48Updated 9 years ago
• Umeyr / Automatic-Gain-Controller
  AGC algorithm for radio signals implemented in Matlab.
  ☆15Updated 6 years ago
• cxlisme / FPGA-proj
  FPGA project
  ☆237Updated 3 years ago
• LiXirong / AdaptiveFilterandActiveNoiseCancellation
  Adaptive Filter and Active Noise Cancellation —— LMS, NLMS, RLS
  ☆175Updated 5 years ago
• jjejdhhd / License-Plate-Recognition-FPGA
  基于FPGA进行车牌识别
  ☆86Updated 2 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆127Updated this week
• MasLiang / CNN-On-FPGA
  FPGA
  ☆159Updated last year
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline
  5 stage pipeline, single cycle risc-V implementation
  ☆27Updated last year
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆213Updated 2 years ago
• zzzzzxh499 / Pango_voice_magicbox
  第八届集创赛紫光同创杯国二FPGA部分
  ☆31Updated last year
• benreynwar / fft-dit-fpga
  Verilog module for calculation of FFT.
  ☆192Updated 13 years ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆730Updated 2 years ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆572Updated 4 years ago