This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
☆32May 4, 2024Updated 2 years ago
Alternatives and similar repositories for Axi4-lite
Users that are interested in Axi4-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 3 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- LLM designed inference engine hardware for smollm2 - SMOLM-32☆13Mar 6, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Turbo coder and decoder☆13Oct 11, 2023Updated 3 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆13Jul 26, 2020Updated 6 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- ☆12Nov 2, 2026Updated last week
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- ☆10Jul 23, 2025Updated last year
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year
- ☆31Jun 13, 2021Updated 5 years ago
- My personal collection of HSPICE simulations.☆11Jun 18, 2012Updated 14 years ago
- This repository consists of all chipdev.io practice questions☆35Oct 11, 2023Updated 3 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Number theoretic transform☆10Feb 13, 2018Updated 8 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆18Nov 19, 2025Updated 11 months ago
- 该项目致力于实现 FPGA 设备的远程网络固件升级。基于 ALINX 为 ZYNQ 提供的固件固化例程进行开发，成功实现了远程升级功能，还对升级过程中的各个阶段进行了耗时测试。为了保障数据的准确性，在固件写入 Flash 之前，实施了 CRC 校验机制。☆13Aug 26, 2024Updated 2 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Software defined radio on a STM32H7 microcontroller☆15Sep 17, 2023Updated 3 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- RISCV implementation on FPGA☆10Feb 24, 2021Updated 5 years ago
- ☆14Dec 9, 2025Updated 11 months ago
- RISC-V RV32I CPU core☆38Mar 3, 2023Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 7 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆22Updated this week
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- ☆18Jul 30, 2021Updated 5 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Nov 2, 2026Updated last week
- ☆15Mar 25, 2025Updated last year
Are these results useful?