This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
☆27May 4, 2024Updated 2 years ago
Alternatives and similar repositories for Axi4-lite
Users that are interested in Axi4-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated 2 weeks ago
- Project Details of Vehicle Tracking System☆10Apr 21, 2017Updated 9 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- ☆11Dec 18, 2020Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V RV32I CPU core☆36Mar 3, 2023Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated 2 months ago
- ☆15Mar 25, 2025Updated last year
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆17Sep 5, 2024Updated last year
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- ☆25Nov 4, 2023Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Exploring the Ed25519 (FPGA) design space.☆18Nov 23, 2017Updated 8 years ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- Distributed, consistent and highly available key-value storage system (using LevelDB) based on Raft consensus algorithm.☆10Apr 14, 2016Updated 10 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DDC/DUC amateur radio transceiver☆22Jan 23, 2026Updated 6 months ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 5 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆56Feb 27, 2026Updated 5 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆17Aug 7, 2026Updated last week