arhamhashmi01 / Axi4-liteLinks
This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
☆12Updated last year
Alternatives and similar repositories for Axi4-lite
Users that are interested in Axi4-lite are comparing it to the libraries listed below
Sorting:
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- DMA Hardware Description with Verilog☆17Updated 5 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated 9 months ago
- Framework Open EDA Gui☆68Updated 9 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Simple runtime for Pulp platforms☆49Updated last month
- Open source ISS and logic RISC-V 32 bit project☆58Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- RISC-V Nox core☆68Updated 2 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 months ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆62Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- APB UVC ported to Verilator☆11Updated last year
- ☆29Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- ☆14Updated last year
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- Open Source PHY v2☆30Updated last year
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Updated 8 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- ☆31Updated last year
- Library of open source Process Design Kits (PDKs)☆51Updated last week