This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
☆18May 4, 2024Updated 2 years ago
Alternatives and similar repositories for Axi4-lite
Users that are interested in Axi4-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last month
- DDC/DUC amateur radio transceiver☆20Jan 23, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- ☆21Dec 3, 2025Updated 5 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Utility to write images to SD cards under Android. Can patch A10 images☆18Jan 27, 2013Updated 13 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆52Aug 31, 2025Updated 8 months ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆45Jun 7, 2017Updated 8 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 5 months ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated last month
- ☆40Dec 19, 2024Updated last year
- ANT+ Library in GO☆15Aug 25, 2024Updated last year
- A Verilog implementation of a processor cache.☆39Dec 29, 2017Updated 8 years ago
- Brainfuck compiler written in Rust!☆15Aug 15, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Public dataset from Gustav Iden and Kristian Blummenfelt from the 2022 Ironman world championship in Kona.☆21Feb 27, 2023Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆30Feb 26, 2026Updated 2 months ago
- Alveo Versal Example Design☆65Jan 28, 2026Updated 3 months ago
- A large collection of as-small-as-possible tests for your Game Boy emulator☆23Apr 26, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- How to change CSC of samsung device with AT Command☆18Jul 12, 2023Updated 2 years ago
- PCI_Express总线经 典书籍☆27May 13, 2022Updated 3 years ago
- ☆29Aug 19, 2025Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog HDL implementation of SDRAM controller and SDRAM model☆42Jun 19, 2024Updated last year
- ☆26Nov 3, 2020Updated 5 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14May 1, 2026Updated last week
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 4 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago