This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
☆22May 4, 2024Updated 2 years ago
Alternatives and similar repositories for Axi4-lite
Users that are interested in Axi4-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Details of Vehicle Tracking System☆10Apr 21, 2017Updated 9 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆24May 23, 2026Updated 3 weeks ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆12Jul 26, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Learn Python for IT! 🐍 Hands-on projects & exercises for aspiring coders. From basics to advanced, join our community, code like a pro! …☆10Mar 10, 2025Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- Python script for generating Xilinx .coe files for RAM initializing☆19Jan 3, 2019Updated 7 years ago
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆16May 8, 2025Updated last year
- ☆11Dec 18, 2020Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- DDC/DUC amateur radio transceiver☆21Jan 23, 2026Updated 4 months ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tools for experimenting with Running Average Power Limit (RAPL)☆18Jan 7, 2018Updated 8 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- ☆15Mar 25, 2025Updated last year
- PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]☆19Oct 12, 2024Updated last year
- ☆21Dec 3, 2025Updated 6 months ago
- These books are pulled from # List of Free Learning Resources [ design space.☆18Nov 23, 2017Updated 8 years ago
- Utility to write images to SD cards under Android. Can patch A10 images☆18Jan 27, 2013Updated 13 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 10 months ago
- Workforce management tool for mobile teams☆15Sep 3, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆56Jun 7, 2026Updated last week
- GoPro Metadata Format parser☆20Aug 18, 2017Updated 8 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆46Jun 7, 2017Updated 9 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 6 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- Jupyter notebooks for teaching hierarchical Bayesian modelling with Stan☆22Feb 1, 2018Updated 8 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated 2 months ago