arhamhashmi01 / Axi4-liteLinks
This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
☆13Updated last year
Alternatives and similar repositories for Axi4-lite
Users that are interested in Axi4-lite are comparing it to the libraries listed below
Sorting:
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- DMA Hardware Description with Verilog☆16Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆61Updated 8 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Open Source PHY v2☆29Updated last year
- Framework Open EDA Gui☆68Updated 8 months ago
- ☆29Updated last month
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- RISC-V Nox core☆68Updated last month
- A series of CORDIC related projects☆110Updated 9 months ago
- ☆44Updated 5 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Basic Common Modules☆44Updated last week
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- ☆32Updated this week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago