Alternatives and similar repositories for gdscpp

Users that are interested in gdscpp are comparing it to the libraries listed below

• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆47Updated 4 years ago
• ashtanyuk / GDSII-Links
  GDSII file format links
  ☆13Updated 5 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆15Updated 8 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆30Updated 10 months ago
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆42Updated 7 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆119Updated 2 years ago
• eugmes / python-gdsii
  GDSII manipulation libaray
  ☆16Updated last year
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆12Updated 11 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆78Updated last year
• rubenvanstaden / spira
  Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
  ☆16Updated 5 years ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆21Updated 2 weeks ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆23Updated last year
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆170Updated last week
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆12Updated 5 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• The-OpenROAD-Project / AutoCellGen
  ☆23Updated 2 months ago
• The-OpenROAD-Project / SA-PCB
  Annealing-based PCB placement tool
  ☆39Updated 5 years ago
• lukasc-ubc / SiP-variability
  Silicon Photonics measurement data on manufacturing variability
  ☆15Updated 4 years ago
• akashlevy / NEM-Relay-CAD
  Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more
  ☆21Updated last year
• Rishabh-zhcet / Analog-to-Digital-Converter
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆9Updated 3 years ago
• s94285 / SPICE
  A LTSPICE like circuit simulation software, base on Qt
  ☆27Updated 5 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 4 years ago
• UUhy / LTK
  Lithography Took Kit for KLayout
  ☆18Updated 3 months ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆35Updated 14 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 2 years ago
• eda-ricercatore / Modica-SRAM
  Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…
  ☆15Updated 4 years ago
• The-OpenROAD-Project / PcbRouter
  ☆31Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago