Alternatives and similar repositories for gdscpp

Users that are interested in gdscpp are comparing it to the libraries listed below

• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆52Updated 5 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆82Updated last year
• jefftrull / EDASkel
  A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…
  ☆38Updated last year
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆129Updated 2 years ago
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆46Updated 8 years ago
• ashtanyuk / GDSII-Links
  GDSII file format links
  ☆14Updated 5 years ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆37Updated 14 years ago
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆15Updated 8 years ago
• clin99 / awesome-eda
  ☆95Updated 6 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆40Updated 2 weeks ago
• s94285 / SPICE
  A LTSPICE like circuit simulation software, base on Qt
  ☆28Updated 5 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• rubenvanstaden / spira
  Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
  ☆18Updated 6 years ago
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 7 years ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 11 months ago
• hedhyw / spice3f5
  Add cmake to spice3f5 for build in linux or windows. SPICE is a general-purpose circuit simulator with several built-in semiconductor dev…
  ☆42Updated 7 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆39Updated 3 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆179Updated 2 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆63Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆21Updated 6 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Updated 9 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆33Updated last year
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 5 years ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆59Updated 5 years ago
• lightwave-lab / zeropdk
  Zero PDK: python-based support for open source PDKs
  ☆28Updated 3 years ago