fastmachinelearning / qonnx
QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX
☆145Updated this week
Alternatives and similar repositories for qonnx:
Users that are interested in qonnx are comparing it to the libraries listed below
- Low Precision(quantized) Yolov5☆37Updated 3 weeks ago
- PyTorch emulation library for Microscaling (MX)-compatible data formats☆217Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆84Updated 2 years ago
- The Riallto Open Source Project from AMD☆77Updated last week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 2 months ago
- Torch2Chip (MLSys, 2024)☆51Updated 2 weeks ago
- PyTorch extension for emulating FP8 data formats on standard FP32 Xeon/GPU hardware.☆108Updated 4 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆212Updated 3 weeks ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆33Updated 4 months ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆41Updated last week
- CSV spreadsheets and other material for AI accelerator survey papers☆166Updated last year
- A scalable High-Level Synthesis framework on MLIR☆255Updated 11 months ago
- Machine-Learning Accelerator System Exploration Tools☆158Updated this week
- ☆89Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆17Updated last year
- ☆143Updated 2 years ago
- ☆93Updated this week
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆118Updated 11 months ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆138Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆375Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- A survey on Hardware Accelerated LLMs☆50Updated 3 months ago
- Approximate layers - TensorFlow extension☆27Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- Allo: A Programming Model for Composable Accelerator Design☆223Updated this week
- Vitis HLS Library for FINN☆192Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆108Updated 2 months ago
- Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.☆23Updated 3 years ago