mlcommons / tiny_results_v0.7Links
This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.
☆19Updated 2 years ago
Alternatives and similar repositories for tiny_results_v0.7
Users that are interested in tiny_results_v0.7 are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆65Updated 5 years ago
- Vitis HLS Library for FINN☆214Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 3 weeks ago
- A collection of tutorials for the fpgaConvNet framework.☆49Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆243Updated 5 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Updated last week
- ☆71Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- DPU on PYNQ☆242Updated 6 months ago
- From Pytorch model to C++ for Vitis HLS☆20Updated this week
- ☆35Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆114Updated 7 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated 2 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Updated 10 years ago
- ☆89Updated 2 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆47Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Updated 2 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆93Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156Updated 8 months ago