primiano / tetris-vhdlLinks
A bare-metal pure hardware implementation of the Tetris game for FPGA
☆20Updated 8 years ago
Alternatives and similar repositories for tetris-vhdl
Users that are interested in tetris-vhdl are comparing it to the libraries listed below
Sorting:
- ☆17Updated 2 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Updated 5 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Updated last month
- QuSoC demo projects and template☆23Updated last year
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- ulx3s ghdl examples☆14Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- A bit-serial CPU☆19Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 3 years ago
- Free open source EDA tools☆66Updated 6 years ago
- Open PicoBlaze Assembler☆63Updated 2 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 11 months ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Updated 5 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆50Updated 5 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Icarus SIMBUS☆20Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago