uuudown / SBNN
Singular Binarized Neural Network based on GPU Bit Operations (see our SC-19 paper)
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for SBNN
- ☆27Updated 4 years ago
- ☆31Updated 3 years ago
- ☆15Updated 3 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- Simulator for BitFusion☆92Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels☆17Updated 4 years ago
- ☆25Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated last week
- ☆31Updated 2 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆22Updated last month
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- ☆13Updated 3 years ago
- agile hardware-software co-design☆46Updated 2 years ago
- ☆25Updated 7 months ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆104Updated 2 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆34Updated 4 months ago
- ☆30Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆25Updated 9 months ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆26Updated 5 years ago