Replace Tcl scripting with Python
☆18Apr 3, 2026Updated 3 months ago
Alternatives and similar repositories for notcl
Users that are interested in notcl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆30Jun 2, 2026Updated last month
- ☆21Updated this week
- Filelist generator☆21Jun 23, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 6, 2026Updated 2 weeks ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆18Apr 2, 2026Updated 3 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- ☆13Apr 15, 2025Updated last year
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- ☆27Jul 27, 2017Updated 8 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- VUnit GitHub action☆19May 23, 2021Updated 5 years ago
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- EDA Analytics Central☆16Dec 8, 2022Updated 3 years ago
- Home of the open-source EDA course.☆54Jun 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 3 years ago
- A web interface for pass, a UNIX password manager☆11May 24, 2022Updated 4 years ago
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- Flask app to use Google Contacts as a phone directory for Cisco 79xx IP phones.☆19Nov 14, 2013Updated 12 years ago
- RISC-V Infrastructure for AI Accelerators☆52Jun 13, 2026Updated last month
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- Next generation CGRA generator☆119Updated this week
- All In One Script Installer for Rabbit Sky☆11Nov 13, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Collection of my userscripts for MusicBrainz☆13Updated this week
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- NGSPICE Simulation of CMOS Circuits☆20Jun 6, 2023Updated 3 years ago
- ☆18Feb 25, 2026Updated 4 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week