Alternatives and similar repositories for sus-compiler

Users that are interested in sus-compiler are comparing it to the libraries listed below

• cucapra / filament
  Fearless hardware design
  ☆194Updated 5 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆105Updated 2 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 7 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated last week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆94Updated 2 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆86Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆133Updated this week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated last week
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated 2 years ago
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆81Updated 3 weeks ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆92Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆95Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆41Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆76Updated this week
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 9 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆147Updated 2 weeks ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated this week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆98Updated last week
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆119Updated 5 months ago
• spade-lang / spade
  A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…
  ☆43Updated this week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆157Updated last week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆229Updated 2 years ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆580Updated this week
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆178Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆49Updated last year
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆97Updated this week