Alternatives and similar repositories for sus-compiler:

Users that are interested in sus-compiler are comparing it to the libraries listed below

• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆48Updated last week
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆43Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆55Updated 4 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆74Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆79Updated last week
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆20Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆52Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆147Updated 2 weeks ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆67Updated 6 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆80Updated this week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 9 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆80Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆44Updated 7 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆110Updated 5 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 10 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆43Updated 5 months ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆47Updated last month
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆95Updated this week
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆68Updated 2 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆143Updated last week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 5 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆210Updated this week
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆61Updated 6 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆128Updated this week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 9 months ago