Alternatives and similar repositories for sus-compiler

Users that are interested in sus-compiler are comparing it to the libraries listed below

• cucapra / filament
  Fearless hardware design
  ☆181Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆89Updated last month
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 3 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆89Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆84Updated 9 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆36Updated 10 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆65Updated last month
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆61Updated last year
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 11 months ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆120Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆140Updated 5 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆106Updated 3 weeks ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 5 months ago
• olofk / corescore
  CoreScore
  ☆163Updated last month
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 9 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆227Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 10 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆118Updated last week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆220Updated 3 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆153Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆323Updated 3 weeks ago
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆63Updated last week
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆134Updated last week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆44Updated 2 weeks ago