Alternatives and similar repositories for sus-compiler:

Users that are interested in sus-compiler are comparing it to the libraries listed below

• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆91Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆56Updated last week
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆107Updated this week
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆77Updated this week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆42Updated 2 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆43Updated 3 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆71Updated 7 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆35Updated 5 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆150Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆53Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆79Updated 3 weeks ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆89Updated 2 weeks ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆80Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆46Updated this week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 6 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆29Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆53Updated last week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆61Updated 10 months ago
• bsc-loca / sargantana
  ☆90Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• chipsalliance / uvm-verilator
  ☆92Updated last year
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆74Updated this week
• pieter3d / simview
  ☆77Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆189Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated 11 months ago