A new Hardware Design Language that keeps you in the driver's seat
☆124Jun 11, 2026Updated this week
Alternatives and similar repositories for sus-compiler
Users that are interested in sus-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 4 months ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆17Apr 26, 2026Updated last month
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆108May 3, 2026Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- SYCL-based 2D Stencil Simulation Framework☆17May 3, 2026Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆38Jan 26, 2026Updated 4 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆598Updated this week
- Record MPI operations on tape☆25Dec 13, 2023Updated 2 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 8 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆134Updated this week
- Custom IC Design Platform☆97Jun 1, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 4 months ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- A famous game remake for WPF☆27Dec 8, 2022Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆37Jun 7, 2026Updated last week
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Updated this week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- Fearless hardware design☆205Aug 20, 2025Updated 9 months ago
- Quantifier Elimination by Partial Cylindrical Algebraic Decomposition☆28Apr 22, 2026Updated last month
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆722Updated this week
- A Hardware Description Language based on the Rust Programming Language☆309Apr 21, 2026Updated last month
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆54Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆30Oct 16, 2022Updated 3 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆149Mar 29, 2026Updated 2 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 5 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆104Jun 30, 2025Updated 11 months ago
- Zucker SOC☆16Jun 11, 2025Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago