pc2 / sus-compilerLinks
A new Hardware Design Language that keeps you in the driver's seat
☆116Updated this week
Alternatives and similar repositories for sus-compiler
Users that are interested in sus-compiler are comparing it to the libraries listed below
Sorting:
- Fearless hardware design☆183Updated 2 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- End-to-end synthesis and P&R toolchain☆89Updated last month
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- Logic circuit analysis and optimization☆42Updated 2 months ago
- Raptor end-to-end FPGA Compiler and GUI☆86Updated 10 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆69Updated last week
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Fixed point math library for SystemVerilog☆36Updated 11 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- RISC-V out-of-order core for education and research purposes☆65Updated 3 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- Verilator Porcelain☆49Updated last year
- An innovative Verilog-A compiler☆167Updated last year
- CoreScore☆164Updated 2 months ago
- A SystemVerilog language server based on the Slang library.☆47Updated last week
- The SiFive wake build tool☆91Updated last week
- The specification for the FIRRTL language☆62Updated this week
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- A pipelined RISC-V processor☆62Updated last year
- Exploring gate level simulation☆58Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆222Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month