A new Hardware Design Language that keeps you in the driver's seat
☆126Aug 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for sus-compiler
Users that are interested in sus-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 7 months ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Aug 14, 2026Updated 3 weeks ago
- Fearless hardware design☆209Jul 23, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Rust bindings for CIRCT☆18Apr 20, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 4 months ago
- Record MPI operations on tape☆26Dec 13, 2023Updated 2 years ago
- Julia implementation of LULESH with MPI + X.☆12Jul 23, 2022Updated 4 years ago
- ☆18Sep 14, 2021Updated 4 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆611Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Zucker SOC☆17Jun 11, 2025Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Updated this week
- ☆22Sep 26, 2025Updated 11 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 3 weeks ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Aug 25, 2026Updated last week
- Swan Benchmark Suite☆14Sep 17, 2025Updated 11 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆119Aug 25, 2026Updated last week
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- design and verification of asynchronous circuits☆51Aug 19, 2026Updated 2 weeks ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 6 months ago
- Circuit IR Compilers and Tools☆2,231Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆746Updated this week
- A Hardware Description Language based on the Rust Programming Language☆326Apr 21, 2026Updated 4 months ago
- A framework for writing FPGA firmware using the Rust Programming Language☆502Jun 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA synthesis tool☆144Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 8 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- 21st century electronic design automation tools, written in Rust.☆37Aug 26, 2026Updated last week