A new Hardware Design Language that keeps you in the driver's seat
☆126Aug 8, 2026Updated this week
Alternatives and similar repositories for sus-compiler
Users that are interested in sus-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 6 months ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Jul 22, 2026Updated 3 weeks ago
- Fearless hardware design☆209Jul 23, 2026Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆40Jan 16, 2025Updated last year
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 3 months ago
- Record MPI operations on tape☆25Dec 13, 2023Updated 2 years ago
- Julia implementation of LULESH with MPI + X.☆12Jul 23, 2022Updated 4 years ago
- ☆18Sep 14, 2021Updated 4 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆609Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Zucker SOC☆16Jun 11, 2025Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- ☆22Sep 26, 2025Updated 10 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆114May 3, 2026Updated 3 months ago
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- design and verification of asynchronous circuits☆51Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 6 months ago
- Circuit IR Compilers and Tools☆2,218Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆742Updated this week
- A Hardware Description Language based on the Rust Programming Language☆323Apr 21, 2026Updated 3 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A framework for writing FPGA firmware using the Rust Programming Language☆499Jun 3, 2025Updated last year
- FPGA synthesis tool☆143Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 7 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- 21st century electronic design automation tools, written in Rust.☆37Aug 6, 2026Updated last week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago