Alternatives and similar repositories for sus-compiler:

Users that are interested in sus-compiler are comparing it to the libraries listed below

• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 4 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆60Updated 2 weeks ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆103Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆37Updated 6 months ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆110Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆83Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆149Updated 2 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆78Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated 11 months ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated 3 weeks ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆43Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆55Updated last year
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆72Updated 7 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆91Updated last week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆98Updated last month
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆88Updated 6 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆190Updated 2 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 7 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆54Updated last week
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆145Updated 6 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆55Updated last year
• ArcSpecter / rapidvpi
  Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
  ☆11Updated last month