Alternatives and similar repositories for sus-compiler

Users that are interested in sus-compiler are comparing it to the libraries listed below

• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆65Updated 3 weeks ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆117Updated last week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last month
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆39Updated 7 months ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆58Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆151Updated 3 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆76Updated 8 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆56Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆259Updated last year
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 8 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆85Updated last week
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• antmicro / sv-bugpoint
  ☆26Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆139Updated this week
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆42Updated last week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆47Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆194Updated 2 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆78Updated 5 months ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 6 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆158Updated last week
• efabless / caravel_user_project_analog
  ☆46Updated 3 months ago
• chipsalliance / uvm-verilator
  ☆95Updated last year