Alternatives and similar repositories for sus-compiler

Users that are interested in sus-compiler are comparing it to the libraries listed below

• cucapra / filament
  Fearless hardware design
  ☆183Updated 3 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated 3 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated 2 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 5 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆74Updated last month
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated 7 months ago
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆81Updated last week
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆175Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated last week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆90Updated 11 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated 11 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆239Updated 2 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆92Updated this week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆122Updated this week
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆108Updated 3 weeks ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated last week
• olofk / corescore
  CoreScore
  ☆169Updated 3 weeks ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆39Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 7 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆62Updated 2 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆61Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆336Updated last week