Alternatives and similar repositories for sus-compiler

Users that are interested in sus-compiler are comparing it to the libraries listed below

• cucapra / filament
  Fearless hardware design
  ☆177Updated this week
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 8 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆85Updated this week
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆59Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆74Updated this week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆49Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 9 months ago
• s-holst / tinyrv
  A tiny RISC-V instruction decoder and instruction set simulator
  ☆21Updated 3 weeks ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 3 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆159Updated 10 months ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated last week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆261Updated last week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆83Updated 7 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆95Updated last month
• olofk / corescore
  CoreScore
  ☆157Updated 5 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆27Updated 7 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆147Updated last week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆309Updated last month
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆138Updated 4 months ago
• ArcSpecter / rapidvpi
  Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
  ☆11Updated 3 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 2 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆146Updated 8 months ago