A new Hardware Design Language that keeps you in the driver's seat
β125Apr 30, 2026Updated this week
Alternatives and similar repositories for sus-compiler
Users that are interested in sus-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoringβ16Apr 26, 2026Updated last week
- π¦ No-nonsense hardware testing/simulation in Rust π οΈ | Verilog, Spade, Verylβ101Apr 28, 2026Updated last week
- Using e-graphs to synthesize netlists from boolean logic.β14Jul 26, 2023Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges oβ¦β35Sep 30, 2020Updated 5 years ago
- Scalable Interface for RISC-V ISA Extensionsβ25Apr 7, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SYCL-based 2D Stencil Simulation Frameworkβ17Updated this week
- Custom IC Design Platformβ66Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCTβ37Jan 26, 2026Updated 3 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at onceβ13Mar 27, 2025Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generatorsβ593Updated this week
- Record MPI operations on tapeβ25Dec 13, 2023Updated 2 years ago
- Swan Benchmark Suiteβ13Sep 17, 2025Updated 7 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β124Apr 13, 2026Updated 3 weeks ago
- GL0AM GPU Accelerated Gate Level Logic Simulatorβ31Feb 11, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Python to VHDL compilerβ17Apr 28, 2025Updated last year
- FPGA synthesis tool powered by program synthesisβ55Dec 15, 2025Updated 4 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilogβ39Dec 3, 2024Updated last year
- β14Jan 3, 2018Updated 8 years ago
- A famous game remake for WPFβ27Dec 8, 2022Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchainβ94Mar 12, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.β36Apr 26, 2026Updated last week
- Wishbone bridge over SPIβ11Nov 13, 2019Updated 6 years ago
- Symbolic Geometric Algebra with E-Graphsβ20Updated this week
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Fearless hardware designβ201Aug 20, 2025Updated 8 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulationβ236Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.β17Aug 13, 2022Updated 3 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Frameworkβ96Updated this week
- Quantifier Elimination by Partial Cylindrical Algebraic Decompositionβ28Apr 22, 2026Updated last week
- Low Level Hardware Description β A foundation for building hardware design tools.β433Apr 20, 2022Updated 4 years ago
- A Hardware Description Language based on the Rust Programming Languageβ299Apr 21, 2026Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β717Updated this week
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Paderβ¦β51Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- β30Oct 16, 2022Updated 3 years ago
- Description of Apple's LEAP ISAβ16Nov 21, 2022Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.β147Mar 29, 2026Updated last month
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solvingβ30Jan 7, 2026Updated 3 months ago
- Zucker SOCβ16Jun 11, 2025Updated 10 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo acceleratorsβ103Jun 30, 2025Updated 10 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.β55Jul 17, 2023Updated 2 years ago