mosscomp / mossLinks
A computer for human beings.
☆48Updated last year
Alternatives and similar repositories for moss
Users that are interested in moss are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- CoreScore☆169Updated last month
- RISC-V out-of-order core for education and research purposes☆81Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 8 months ago
- A configurable RTL to bitstream FPGA toolchain☆55Updated 2 weeks ago
- 😎 A curated list of awesome RISC-V implementations☆139Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Naive Educational RISC V processor☆92Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Fearless hardware design☆183Updated 3 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆154Updated 6 months ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆115Updated 3 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆92Updated last week
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- Example LED blinking project for your FPGA dev board of choice☆188Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- Exploring gate level simulation☆58Updated 7 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- A pipelined RISC-V processor☆62Updated 2 years ago
- RISC-V Configuration Structure☆41Updated last year
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆151Updated last year
- A 32-bit RISC-V soft processor☆319Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆312Updated this week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated 2 years ago