mosscomp / mossLinks
A computer for human beings.
☆45Updated 9 months ago
Alternatives and similar repositories for moss
Users that are interested in moss are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- CoreScore☆162Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 4 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆87Updated last week
- Exploring gate level simulation☆58Updated 3 months ago
- A pipelined RISC-V processor☆57Updated last year
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆114Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆60Updated 3 weeks ago
- Naive Educational RISC V processor☆87Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆111Updated last month
- A configurable RTL to bitstream FPGA toolchain☆41Updated last week
- Example LED blinking project for your FPGA dev board of choice☆179Updated last week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆52Updated 3 weeks ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆52Updated 3 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆151Updated 2 months ago
- Board definitions for Amaranth HDL☆118Updated 4 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year