mosscomp / mossLinks
A computer for human beings.
☆46Updated 11 months ago
Alternatives and similar repositories for moss
Users that are interested in moss are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- CoreScore☆164Updated 2 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- Naive Educational RISC V processor☆89Updated last week
- A configurable RTL to bitstream FPGA toolchain☆46Updated this week
- End-to-end synthesis and P&R toolchain☆89Updated last month
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- RISC-V out-of-order core for education and research purposes☆65Updated 3 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆61Updated 5 months ago
- A 32-bit RISC-V soft processor☆315Updated 3 months ago
- Betrusted main SoC design☆147Updated 3 months ago
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- Exploring gate level simulation☆58Updated 6 months ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 5 months ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A pipelined RISC-V processor☆62Updated last year
- Unofficial Yosys WebAssembly packages☆73Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Board definitions for Amaranth HDL☆120Updated last month
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- FPGA 101 lessons/labs☆393Updated last year