Huawei-CPLLab / SYCLops
A SYCL-specific LLVM-to-MLIR converter
☆2Updated last year
Alternatives and similar repositories for SYCLops:
Users that are interested in SYCLops are comparing it to the libraries listed below
- ☆91Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated 6 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆109Updated last year
- IREE plugin repository for the AMD AIE accelerator☆87Updated this week
- ☆33Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated 5 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆101Updated this week
- ☆91Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated this week
- ☆40Updated this week
- ☆57Updated last year
- ☆42Updated last week
- EQueue Dialect☆40Updated 3 years ago
- LLVM/MLIR based compiler instrumentation of AMD GPU kernels☆18Updated last week
- Conversions to MLIR EmitC☆128Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated 11 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆96Updated last year
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆130Updated last week
- CGRA Compilation Framework☆83Updated last year
- ☆48Updated this week
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆71Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆87Updated last month
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- ☆16Updated last month
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year