Huawei-CPLLab / SYCLopsLinks
A SYCL-specific LLVM-to-MLIR converter
☆2Updated last year
Alternatives and similar repositories for SYCLops
Users that are interested in SYCLops are comparing it to the libraries listed below
Sorting:
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆111Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- ☆99Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Updated C version of the Test Suite for Vectorising Compilers☆61Updated last year
- ☆35Updated 3 years ago
- ☆19Updated this week
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆118Updated 7 months ago
- The University of Bristol HPC Simulation Engine☆96Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- ☆59Updated last week
- Example for running IREE in a bare-metal Arm environment.☆33Updated 3 months ago
- ☆59Updated 7 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- ☆44Updated this week
- ☆91Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- Xilinx Modifications to Halide☆13Updated 4 years ago
- tutorials about polyhedral compilation.☆41Updated 4 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆27Updated this week
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month