sudhamshu091 / 32-Verilog-Mini-ProjectsLinks
Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…
☆4Updated 8 months ago
Alternatives and similar repositories for 32-Verilog-Mini-Projects
Users that are interested in 32-Verilog-Mini-Projects are comparing it to the libraries listed below
Sorting:
- AMBA bus lecture material☆454Updated 5 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆560Updated 3 years ago
- Verilog UART☆499Updated 5 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆358Updated 2 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- Awesome ASIC design verification☆316Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- training labs and examples☆431Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,343Updated this week
- 数字IC秋招项目、手撕代码☆36Updated last year
- AMBA AXI VIP☆414Updated last year
- Verilog AXI components for FPGA implementation☆1,783Updated 5 months ago
- Various HDL (Verilog) IP Cores☆823Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆498Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆637Updated 5 months ago
- Reference examples and short projects using UVM Methodology☆277Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- synthesiseable ieee 754 floating point library in verilog☆663Updated 2 years ago
- 100 Days of RTL☆386Updated 11 months ago
- ☆19Updated 5 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆367Updated 3 weeks ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆211Updated 2 months ago
- ☆277Updated last year
- uvm AXI BFM(bus functional model)☆251Updated 12 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆590Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- lowRISC Style Guides☆446Updated last month