sudhamshu091 / 32-Verilog-Mini-ProjectsLinks
Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…
☆703Updated 6 months ago
Alternatives and similar repositories for 32-Verilog-Mini-Projects
Users that are interested in 32-Verilog-Mini-Projects are comparing it to the libraries listed below
Sorting:
- AMBA bus lecture material☆440Updated 5 years ago
- Verilog UART☆487Updated 3 months ago
- Verilog AXI components for FPGA implementation☆1,729Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆352Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- Must-have verilog systemverilog modules☆1,786Updated last month
- Awesome ASIC design verification☆300Updated 3 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆541Updated 3 years ago
- training labs and examples☆423Updated 2 years ago
- The UVM written in Python☆429Updated last month
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- AMBA AXI VIP☆402Updated 11 months ago
- Various HDL (Verilog) IP Cores☆802Updated 3 years ago
- lowRISC Style Guides☆429Updated 8 months ago
- Common SystemVerilog components☆626Updated this week
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- 100 Days of RTL☆369Updated 9 months ago
- Verilog PCI express components☆1,312Updated last year
- Reference examples and short projects using UVM Methodology☆271Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆291Updated last year
- automatic-verilog based on vimscript☆262Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆551Updated this week