Alternatives and similar repositories for 32-Verilog-Mini-Projects:

Users that are interested in 32-Verilog-Mini-Projects are comparing it to the libraries listed below

• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆417Updated 5 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,665Updated last month
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆347Updated last year
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆211Updated 7 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆793Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆318Updated 11 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆357Updated 7 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆467Updated last month
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,750Updated 4 months ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆290Updated 3 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆518Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆427Updated 3 years ago
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆195Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,246Updated 2 weeks ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆118Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆390Updated 9 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆596Updated last month
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆600Updated 2 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆418Updated 2 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,254Updated 11 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆769Updated 3 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆119Updated 3 years ago
• vipinkmenon / neuralNetwork
  ☆264Updated last year
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆319Updated 6 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆261Updated 2 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆257Updated last year
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆198Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆596Updated 2 weeks ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆567Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆279Updated last year