wyvernSemi / cpu8051Links
Intel(R) 8051 Instruction Set Simulator
☆12Updated last year
Alternatives and similar repositories for cpu8051
Users that are interested in cpu8051 are comparing it to the libraries listed below
Sorting:
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- RISC-V port of newlib☆99Updated 3 years ago
- Tweaks to Fabrice Bellard's TinyEMU☆131Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- turbo 8051☆29Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Optimized RISC-V FP emulation for 32-bit processors☆34Updated 4 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- The OpenRISC 1000 architectural simulator☆76Updated 2 months ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Updated 4 years ago
- 8051 core☆107Updated 11 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- C-SKY Linux Port☆75Updated 8 months ago
- GCC port for OpenRISC 1000☆23Updated 3 months ago
- ☆31Updated this week
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆81Updated 3 years ago
- MDX — A BSD-style RTOS☆27Updated last week
- The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core☆42Updated 4 years ago
- RISC-V Scratchpad☆68Updated 2 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆55Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- ☆43Updated 4 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 12 years ago
- Verilator open-source SystemVerilog simulator and lint system☆20Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Git Mirror of Yann Morin's kconfig-frontends project☆19Updated 12 years ago