wyvernSemi / cpu8051
Intel(R) 8051 Instruction Set Simulator
☆10Updated last year
Alternatives and similar repositories for cpu8051:
Users that are interested in cpu8051 are comparing it to the libraries listed below
- Linux Kernel configuration tools - Windows Port☆21Updated 10 years ago
- A simulator for 8051 microcontroller☆15Updated last year
- ☆42Updated 3 years ago
- a riscv32 rv32imc emulator written in c.☆32Updated 3 months ago
- Git Mirror of Yann Morin's kconfig-frontends project☆19Updated 11 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆23Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 3 years ago
- this is a github mirror of picoC (http://code.google.com/p/picoc/)☆77Updated 12 years ago
- Top level of PulseRain M10 RTL design☆13Updated 6 years ago
- AVR Core☆12Updated 10 years ago
- This is a *REALLY OLD* clone of the Small Device C Compiler. Really, why is anyone staring this repository? No one is keeping this up to …☆64Updated 13 years ago
- OpenFPGA ICE40UP5K☆31Updated 4 years ago
- Virtual Machine for 8051☆53Updated 3 years ago
- MDX — A BSD-style RTOS☆26Updated 2 months ago
- RISC CPU by Icenowy☆12Updated 5 years ago
- Source code for reference designs applications☆22Updated 7 months ago
- ☆55Updated 11 years ago
- System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.☆11Updated 12 years ago
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆23Updated this week
- Yet another free 8051 FPGA core☆30Updated 6 years ago
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆16Updated 3 years ago
- USB-Blaster instance on CH55x MCU.☆45Updated 5 years ago
- Bare-metal dynamic linker/loader/relocator for the ARM Cortex-M3 core using the FDPIC ABI.☆15Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 5 years ago
- ☆25Updated 3 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆23Updated 3 years ago
- An command line STC 8051 ISP programmer for linux☆57Updated 9 years ago