Alternatives and similar repositories for cpu8051

Users that are interested in cpu8051 are comparing it to the libraries listed below

• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• freecores / 8051
  8051 core
  ☆107Updated 10 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆88Updated 4 years ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆23Updated 2 months ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆50Updated 4 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆64Updated 7 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• uvc-ingenieure / kconfig-frontends
  Linux Kernel configuration tools - Windows Port
  ☆21Updated 11 years ago
• sid-maddy / 8051.js
  A simulator for 8051 microcontroller
  ☆15Updated last year
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• qermit / WishboneAXI
  Wishbone to AXI bridge (VHDL)
  ☆41Updated 5 years ago
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆16Updated 4 years ago
• jameswalmsley / kconfig-frontends
  Git Mirror of Yann Morin's kconfig-frontends project
  ☆19Updated 12 years ago
• chaseruskin / legoHDL
  An experimental package manager and development tool for Hardware Description Languages (HDL).
  ☆14Updated 3 years ago
• openhwgroup / cv32e41p
  4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
  ☆27Updated last year
• shenyaming / riscv-fpga
  Share JTAG chain within RISCV core and Xilinx FPGA.
  ☆9Updated 5 years ago
• wuhanstudio / hbird_e203_tang
  A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.
  ☆12Updated 4 years ago
• Digilent / digilent-apps
  ☆14Updated 2 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 2 months ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆35Updated 6 years ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆40Updated last year
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆68Updated 2 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆48Updated 10 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆106Updated 10 years ago
• c-sky / csky-linux
  C-SKY Linux Port
  ☆74Updated 8 months ago