Get Moving with Pynq on Alveo U50
☆14Jul 13, 2020Updated 6 years ago
Alternatives and similar repositories for Get-Moving-with-Pynq-on-Alveo-U50
Users that are interested in Get-Moving-with-Pynq-on-Alveo-U50 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Mar 4, 2021Updated 5 years ago
- ArcFaceDemo接入双数据库☆10May 22, 2020Updated 6 years ago
- Official Pytorch implementation for "IFORMER: INTEGRATING CONVNET AND TRANSFORMER FOR MOBILE APPLICATION" [ICLR 2025]☆65Mar 22, 2025Updated last year
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ☆12Aug 10, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆91Jan 23, 2025Updated last year
- FPGA Clock Configuration Device Driver for Linux☆33Dec 4, 2025Updated 7 months ago
- ZPrize entry for Accelerating NTT Operations on an FPGA☆16Nov 18, 2022Updated 3 years ago
- E300 Development☆12Feb 1, 2024Updated 2 years ago
- To view the documentation, click the following link:☆19Jun 3, 2025Updated last year
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- ☆14Aug 14, 2023Updated 2 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- 同态加密☆21Dec 29, 2021Updated 4 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- ☆11Oct 27, 2022Updated 3 years ago
- A LaTeX template for Bachelor or Master theses☆12Jun 10, 2022Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- Embedded Linux Basic☆12Sep 25, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Real-time 3D rendering on DE2-115 FPGA board (2017, DCLab final project)☆12Aug 3, 2018Updated 7 years ago
- The implement of <fast visibility restoration from a single color or gray level image>.☆11Mar 11, 2021Updated 5 years ago
- A re-implementation of the CVPR19 paper Quantization Networks on CIFAR-10, MNIST and ImageNet☆10Aug 9, 2020Updated 5 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆30Sep 2, 2025Updated 10 months ago
- FreeRTOS v9.0 Tutorial☆13May 2, 2017Updated 9 years ago
- CryptonightV2 with random math proof of concept☆13Feb 26, 2019Updated 7 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆102Sep 27, 2024Updated last year
- X11 FPGA Miner