Tightly Coupled Bus, low complexity, high performance system bus.
☆13Apr 16, 2026Updated 6 months ago
Alternatives and similar repositories for TCB
Users that are interested in TCB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Oct 2, 2026Updated last month
- SystemVerilog language server, based on Slang. Focuses on stability, performance and accuracy.☆12Aug 30, 2026Updated 2 months ago
- ☆24Sep 26, 2025Updated last year
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- uvm framework generator☆12Oct 17, 2026Updated 3 weeks ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated last week
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 7 months ago
- ☆14Aug 24, 2026Updated 2 months ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆12Feb 25, 2026Updated 8 months ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Tensor computing core☆15Jul 8, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆25Mar 1, 2024Updated 2 years ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- ☆27Updated this week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Implementation of a RISC-V CPU in Verilog.☆21Jun 27, 2026Updated 4 months ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆36Updated this week
- my type shit☆21Aug 3, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- HyperSquid3: a near cycle-accurate Hitachi SH7709S (SH3) core☆13Oct 3, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- CMake based hardware build system☆50Aug 31, 2026Updated 2 months ago