opencomputeproject / Project-ZiplineLinks
Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.
☆286Updated 2 years ago
Alternatives and similar repositories for Project-Zipline
Users that are interested in Project-Zipline are comparing it to the libraries listed below
Sorting:
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆205Updated 2 weeks ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆447Updated 4 years ago
- Application notes for the F1 EC2 Instance☆89Updated 4 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- Open Programmable Acceleration Engine☆266Updated 2 months ago
- ☆248Updated 3 years ago
- ☆68Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 8 months ago
- ☆141Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 4 months ago
- Connectal is a framework for software-driven hardware development.☆174Updated last year
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated this week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆284Updated last year
- Python-based hardware modeling framework☆244Updated 5 years ago
- Vitis HLS LLVM source code and examples☆395Updated last week
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- NetFPGA 1G infrastructure and gateware☆379Updated 6 years ago
- SDAccel Examples☆359Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆214Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆248Updated 8 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year