opencomputeproject / Project-Zipline
Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.
☆285Updated last year
Alternatives and similar repositories for Project-Zipline:
Users that are interested in Project-Zipline are comparing it to the libraries listed below
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆198Updated 3 weeks ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- ☆245Updated 2 years ago
- Open Programmable Acceleration Engine☆261Updated last week
- A Just-In-Time Compiler for Verilog from VMware Research☆438Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆164Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 3 weeks ago
- OpenSoC Fabric - A Network-On-Chip Generator☆163Updated 4 years ago
- Application notes for the F1 EC2 Instance☆89Updated 3 years ago
- ☆139Updated 2 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆231Updated last week
- CAPI SNAP Framework Hardware and Software☆110Updated 3 years ago
- Virtual Platform for NVDLA☆142Updated 6 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆860Updated 4 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- Build Customized FPGA Implementations for Vivado☆302Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆906Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆156Updated last month
- Algorithmic C Datatypes☆121Updated 2 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 5 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago
- Vitis HLS LLVM source code and examples☆381Updated 4 months ago
- SystemRDL 2.0 language compiler front-end☆245Updated last month
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆244Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆264Updated last week
- A tiny Open POWER ISA softcore written in VHDL 2008☆669Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆132Updated 4 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- Small footprint and configurable PCIe core☆502Updated 2 weeks ago