Alternatives and similar repositories for Project-Zipline:

Users that are interested in Project-Zipline are comparing it to the libraries listed below

• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆444Updated 3 years ago
• os-fpga / 1st-CLaaS
  Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
  ☆199Updated last month
• OFS / opae-sdk
  Open Programmable Acceleration Engine
  ☆263Updated last month
• openpower-cores / a2i
  ☆247Updated 2 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated 2 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆160Updated 3 months ago
• openpower-cores / a2o
  ☆140Updated 3 years ago
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆270Updated 2 weeks ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆920Updated 3 weeks ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆386Updated 6 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆697Updated last month
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆151Updated 2 years ago
• LBL-CoDEx / OpenSoCFabric
  OpenSoC Fabric - A Network-On-Chip Generator
  ☆164Updated 4 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆225Updated 5 months ago
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 5 years ago
• intel / rapid-design-methods-for-developing-hardware-accelerators
  ☆86Updated 2 years ago
• open-power / snap
  CAPI SNAP Framework Hardware and Software
  ☆110Updated 3 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆168Updated last year
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆266Updated 5 months ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆351Updated 7 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆863Updated 5 years ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆80Updated 4 years ago
• riscvarchive / riscv-wiki
  ☆250Updated 8 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆223Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆480Updated 2 months ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆236Updated last month
• chipsalliance / Cores-VeeR-EH2
  ☆232Updated 2 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆529Updated 3 weeks ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆313Updated last week