opencomputeproject / Project-Zipline
Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.
☆281Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Project-Zipline
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆197Updated 3 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆201Updated 3 years ago
- ☆244Updated 2 years ago
- Open Programmable Acceleration Engine☆260Updated 2 weeks ago
- OpenSoC Fabric - A Network-On-Chip Generator☆160Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 4 months ago
- Connectal is a framework for software-driven hardware development.☆161Updated last year
- ☆138Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆437Updated 3 years ago
- Application notes for the F1 EC2 Instance☆86Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆230Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆857Updated 4 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆218Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆150Updated 2 months ago
- AFU framework for streaming applications with CAPI.☆13Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆208Updated 4 years ago
- An open standard Cache Coherent Fabric Interface repository☆65Updated 4 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 3 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆327Updated 7 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆76Updated this week
- ☆67Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆217Updated this week
- Virtual Platform for NVDLA☆139Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆497Updated last month
- Documentation for NVDLA.☆237Updated 3 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆146Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆122Updated 3 years ago
- Vitis HLS LLVM source code and examples☆379Updated last month