opencomputeproject / Project-ZiplineLinks
Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.
☆286Updated 2 years ago
Alternatives and similar repositories for Project-Zipline
Users that are interested in Project-Zipline are comparing it to the libraries listed below
Sorting:
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆200Updated 2 weeks ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- Open Programmable Acceleration Engine☆265Updated last week
- OpenSoC Fabric - A Network-On-Chip Generator☆167Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- ☆140Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- CAPI SNAP Framework Hardware and Software☆111Updated 4 years ago
- ☆247Updated 2 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆236Updated 2 weeks ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 3 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆866Updated 5 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆165Updated 4 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- ☆87Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆931Updated last week
- SystemRDL 2.0 language compiler front-end☆250Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Virtual Platform for NVDLA☆145Updated 6 years ago
- Vitis HLS LLVM source code and examples☆388Updated 7 months ago