opencomputeproject / Project-Zipline
Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.
☆285Updated last year
Alternatives and similar repositories for Project-Zipline:
Users that are interested in Project-Zipline are comparing it to the libraries listed below
- Open Programmable Acceleration Engine☆262Updated 3 weeks ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆199Updated 3 weeks ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 2 months ago
- CAPI SNAP Framework Hardware and Software☆110Updated 3 years ago
- An open standard Cache Coherent Fabric Interface repository☆65Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆168Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆234Updated 3 weeks ago
- ☆246Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆442Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- ☆85Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆915Updated this week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 7 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆164Updated 4 years ago
- ☆140Updated 2 years ago
- Virtual Platform for NVDLA☆142Updated 6 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆157Updated 2 months ago
- Vitis HLS LLVM source code and examples☆383Updated 5 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆281Updated 9 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆221Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆267Updated 2 weeks ago
- This repository provides a Linux kernel bootable on RISC-V boards from SiFive☆166Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆265Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆248Updated 3 weeks ago
- NetFPGA 1G infrastructure and gateware☆373Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆581Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 6 months ago