whitequark / thunderscope-rs
☆13Updated 5 months ago
Alternatives and similar repositories for thunderscope-rs:
Users that are interested in thunderscope-rs are comparing it to the libraries listed below
- An FPGA reverse engineering and documentation project☆36Updated last week
- Playground for experimenting with and sharing short Amaranth programs on the web☆14Updated 2 months ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Industry standard I/O for Amaranth HDL☆28Updated 4 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆53Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- Nix flake for openXC7☆31Updated 3 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- HDL development environment on Nix.☆25Updated 3 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆88Updated 3 months ago
- converts catgirls to gds files☆15Updated 3 years ago
- The open-source Zynq 7000 BSP generator☆23Updated last month
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆12Updated last month
- a (WIP) paw-shaped pogo pin connector☆58Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 9 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Yet Another Debug Transport☆20Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆61Updated last year
- A modern hardware definition language and toolchain based on Python☆16Updated last week
- System on Chip toolkit for Amaranth HDL☆86Updated 4 months ago
- Exploring gate level simulation☆56Updated 2 years ago