whitequark / thunderscope-rsLinks
☆13Updated 8 months ago
Alternatives and similar repositories for thunderscope-rs
Users that are interested in thunderscope-rs are comparing it to the libraries listed below
Sorting:
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- An FPGA reverse engineering and documentation project☆46Updated last week
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆55Updated 2 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 weeks ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆35Updated 4 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- HDL development environment on Nix.☆25Updated 7 months ago
- A modern hardware definition language and toolchain based on Python☆16Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 2 weeks ago
- converts catgirls to gds files☆15Updated 4 years ago
- PawPad programming header☆18Updated 2 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- A Rust embedded HAL crate for LiteX cores☆30Updated 2 months ago
- Awesome projects using the Amaranth HDL☆13Updated 3 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- a (WIP) paw-shaped pogo pin connector☆58Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last week
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- RP2040 bootloader in Rust☆44Updated 3 years ago