Kholoud-Ebrahim / SPI_ProtocolLinks
UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.
☆9Updated last year
Alternatives and similar repositories for SPI_Protocol
Users that are interested in SPI_Protocol are comparing it to the libraries listed below
Sorting:
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆20Updated 2 months ago
- System Verilog using Functional Verification☆12Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- ☆47Updated 4 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago
- This course walks you through the Linux OS commands and usage.☆19Updated 2 years ago
- UVM examples and projects☆141Updated last month
- ☆10Updated last year
- Verification IP for APB protocol☆68Updated 4 years ago
- VIP for AXI Protocol☆142Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated 2 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated 3 weeks ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆107Updated 11 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆122Updated 7 years ago
- SystemVerilog VIP for AMBA APB protocol☆78Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆53Updated 4 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆33Updated 5 years ago
- Examples and reference for System Verilog Assertions☆86Updated 8 years ago