Alternatives and similar repositories for eecs470-proc

Users that are interested in eecs470-proc are comparing it to the libraries listed below

• AmiArnab / Synopsys
  Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler
  ☆10Updated 7 years ago
• seongsikpark / MANN-FPGA
  Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)
  ☆12Updated 4 years ago
• manasdas17 / netlist_parser.py
  A Python based netlist parser, including Verilog and SPICE
  ☆10Updated 9 years ago
• kinap / AES-Processor
  AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…
  ☆16Updated 8 years ago
• caslab-NCKU / CASLab-GPU-SIM
  CASLab-GPU simulator in SystemC
  ☆10Updated 5 years ago
• wincle626 / HLS_Legup
  ☆27Updated 7 years ago
• thesrsakabuvttchi / VLIW
  This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…
  ☆17Updated 4 years ago
• neurosim / 3D_NeuroSim_V1.0
  Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration
  ☆23Updated 3 years ago
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 7 years ago
• eda-ricercatore / Modica-SRAM
  Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…
  ☆15Updated 4 years ago
• kwonalbert / oram_fpga
  FPGA related files for ORAM
  ☆14Updated 9 years ago
• wu-qing-157 / RISCV-CPU
  A Homework for Computer Architecture at SJTU
  ☆14Updated 5 years ago
• valar1234 / SDAI
  An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
  ☆15Updated 8 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• TILOS-AI-Institute / Multi-Source-Prim-Dijkstra
  ☆13Updated last year
• Rishabh-zhcet / Analog-to-Digital-Converter
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆9Updated 3 years ago
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆17Updated 6 years ago
• SCLUO / ITRI-OpenDLA
  OpenDLA for trying the demo and FPGA solution
  ☆16Updated 2 years ago
• khoapham / bitman
  ☆24Updated 5 years ago
• aoeldemann / cocotb
  cocotb code library
  ☆13Updated 4 years ago
• thesukantadey / VLSITools
  Open Source VLSI Tools
  ☆17Updated 4 years ago
• ashleyjr / Verilog
  ☆10Updated 6 years ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆54Updated 5 years ago
• diamantopoulos / memluv
  An HLS-synthesizable Dynamic Memory Manager for FPGAs
  ☆10Updated 3 years ago
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆22Updated 4 years ago
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆22Updated 4 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆65Updated 3 years ago
• yathAg / openroad_vsd_7nmContest
  ☆15Updated 2 years ago