lawrie / ulx3s_examples
Example Verilog code for Ulx3s
☆40Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ulx3s_examples
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Wishbone interconnect utilities☆37Updated 5 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Portable HyperRAM controller☆48Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- mystorm sram test☆26Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- PMOD boards for ULX3S☆40Updated last year
- Collection of projects for various FPGA development boards☆42Updated 6 months ago
- Tools for FPGA development.☆44Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆46Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆58Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago