lawrie / ulx3s_examples
Example Verilog code for Ulx3s
☆40Updated 2 years ago
Alternatives and similar repositories for ulx3s_examples:
Users that are interested in ulx3s_examples are comparing it to the libraries listed below
- Miscellaneous ULX3S examples (advanced)☆75Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Portable HyperRAM controller☆51Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 6 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- Tools for FPGA development.☆44Updated last year
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- mystorm sram test☆27Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆61Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- Collection of projects for various FPGA development boards☆43Updated 8 months ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated 8 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago