lawrie / ulx3s_examplesLinks
Example Verilog code for Ulx3s
☆41Updated 3 years ago
Alternatives and similar repositories for ulx3s_examples
Users that are interested in ulx3s_examples are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆50Updated 2 years ago
- Portable HyperRAM controller☆62Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- PMOD boards for ULX3S☆47Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Wishbone interconnect utilities☆44Updated last month
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Collection of projects for various FPGA development boards☆47Updated last year
- UPduino☆28Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago