lawrie / ulx3s_examplesLinks
Example Verilog code for Ulx3s
☆40Updated 3 years ago
Alternatives and similar repositories for ulx3s_examples
Users that are interested in ulx3s_examples are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated this week
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆21Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Portable HyperRAM controller☆55Updated 6 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- VGA-compatible text mode functionality☆17Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Power analysis of the ICE40UP5K-SG48 devices☆26Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- PMOD boards for ULX3S☆44Updated last year
- mystorm sram test☆27Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆12Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago